- 您现在的位置：买卖IC网 > PDF目录365348 > PC33991DH (Motorola, Inc.) Gauge Driver Integrated Circuit PDF资料下载
参数资料
| 型号： | PC33991DH |
| 厂商： | Motorola, Inc. |
| 英文描述： | Gauge Driver Integrated Circuit |
| 中文描述： | 仪表驱动集成电路 |
| 文件页数： | 9/36页 |
| 文件大小： | 660K |
| 代理商： | PC33991DH |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33991
9
Characteristic
Symbol
Min
Typ
Max
Unit
SPI Timing Interface
Recommended Frequency of SPI Operation
f
SPI
—
1
3
MHz
Falling edge of CS to Rising Edge of SCLK Required Setup Time) (Note9)
T
LEAD
—
50
167
ns
Falling edge of SCLK to Rising Edge of CS (Required Setup Time)(Note9)
T
LAG
—
50
167
ns
SI to Falling Edge of SCLK (Required Setup Time) (Note9)
TS
LSU
—
25
83
ns
Falling Edge of SCLK to SI (Required Hold Time) (Note9)
TSI
(HOLD)
—
25
83
ns
SO Rise Time (CL = 200 pF)
Tr
SO
—
25
50
ns
SO Fall Time (CL = 200 pF)
Tf
SO
—
25
50
ns
SI, CS, SCLK, Incoming Signal Rise Time (Note10)
Tr
SI
—
—
50
ns
SI, CS, SCLK, Incoming Signal Fall Time (Note10)
Tf
SI
—
—
50
ns
Falling Edge of RST to Rising Edge of RST (Required Setup Time) (Note9)
Tw
RST
—
—
3
μs
Rising Edge of CS to Falling Edge of CS (Required Setup Time) (Note9)
(Note11)
T
CS
—
—
5
μs
Rising Edge of RST to Falling Edge of CS (Required Setup Time) (Note9)
T
EN
—
—
5
μs
Time from Falling Edge of CS to SO Low Impedance (Note12)
T
SO(EN)
—
—
145
ns
Time from Rising Edge of CS to SO High Impedance (Note13)
T
SO(DIS)
—
1.3
4
μs
Time from Rising Edge of SCLK to SO Data Valid (Note14) 0.2 V
DD
< = SO
> = 0.8 V
DD
, CL = 200 pF
T
VALID
—
65
105
ns
Notes:
9.
10.
11.
12.
13.
14.
The maximum setup times specified for the 33991 is the minimum time needed from the microcontroller to guarantee correct operation.
Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
This value is for a 1 MHz calibrated internal clock; it will change proportionally as the internal clock frequency changes.
Time required for output status data to be available for use at SO. 1 K
load on SO.
Time required for output status data to be terminated at SO. 1 K
load on SO.
Time required to obtain valid data out from SO following the rise of SCLK.
T
he device shall meet all SPI interface-timing requirements specified in the
SPI Interface Timing
, over the temperature range specified in the
environmental requirements section. Digital Interface timing is based on a symmetrical 50 percent duty cycle SCLK Clock Period of 333 ns. The
device shall be fully functional for slower clock speeds.
STATIC ELECTRICAL CHARACTERISTICS
(Characteristics noted under conditions 4.75 V < V
DD
< 5.25 V, -40° C < TJ < 150° C, unless otherwise noted)
F
Freescale Semiconductor, Inc.
Go to: www.freescale.com
n
.
相关PDF资料 |
PDF描述 |
|---|---|
| PC33999EK | 16-Output Switch with SPI and PWM Control |
| PC34710EWR2 | Adjustable Dual Output Switching Power Supply |
| PC34710EW | Adjustable Dual Output Switching Power Supply |
| PC8374L | SensorPathTM SuperI/O with Glue Functions |
| PC8374L0VLA | SensorPathTM SuperI/O with Glue Functions |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC33991DH/R2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Gauge Driver Integrated Circuit |
| PC33991FS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Products PC33991FS Fact Sheet |
| PC33991R2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Gauge Driver Integrated Circuit |
| PC33996EK/R2 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:16-Output Switch with SPI Control |
| PC33997 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
发布紧急采购，3分钟左右您将得到回复。