- 您现在的位置：买卖IC网 > PDF目录10957 > PCM3168APAPR (Texas Instruments)IC 24-BIT AUDIO CODEC 64-HTQFP PDF资料下载
参数资料
| 型号： | PCM3168APAPR |
| 厂商： | Texas Instruments |
| 文件页数： | 15/68页 |
| 文件大小： | 0K |
| 描述： | IC 24-BIT AUDIO CODEC 64-HTQFP |
| 标准包装： | 1,000 |
| 类型： | 音频编解码器 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 6 / 8 |
| 三角积分调变： | 是 |
| S/N 比，标准 ADC / DAC (db)： | 107 / 112（差分），104 / 112（单端） |
| 动态范围，标准 ADC / DAC (db)： | 107 / 112（差分），104 / 112（单端） |
| 电压 - 电源，模拟： | 4.5 V ~ 5.5 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-TQFP 裸露焊盘 |
| 供应商设备封装： | 64-HTQFP（10x10） |
| 包装： | 带卷 (TR) |
| 其它名称： | 296-31710-2 PCM3168APAPR-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
RESET OPERATION
VDD
0V
0.5
VCC
(VDD=3.3V,typ)
t
ADCDLY2
t
DACDLY2
Fade-In
ZERO
VCOMDA
(0.5
VCCDA1)
3846
SCKI
NormalOperation
SynchronousClocks
(VDD=2.2V,typ)
RST
InternalReset
VOUT1
to
VOUT8
±
DOUT1/2/3
SCKI,
BCKAD/DA,
LRCKAD/DA
t
ADCDLY1
t
DACDLY1
SBAS452 – SEPTEMBER 2008 ......................................................................................................................................................................................... www.ti.com
The PCM3168A and PCM3168A-Q1 have both an internal power-on reset circuit and an external reset circuit.
The sequences for both reset circuits are illustrated in Figure 33, Table 7, and Figure 34. Figure 33 and Table 7
describe the timing chart at the internal power-on reset. Initialization is triggered automatically at the point where
VDD exceeds 2.2 V typical, and the internal reset is released after 3846 SCKI clock cycles from power-on if RST
is kept high and SCKI is provided. VOUT from the DACs are forced to the VCOMDA level initially (= 0.5 ×
VCCDA1) and settles at a specified level according to the rising VCC. If synchronization among SCKI,
BCKAD/DA, and LRCKAD/DA is maintained, VOUT starts to output with a fade-in sequence after tDACDLY1 from
the internal reset release; VOUT then provides an output that corresponds to DIN after (3846 SCKI + tDACDLY1 +
tDACDLY2) from power-on. Meanwhile, DOUT from the ADCs begins to output with a fade-in sequence after
tADCDLY1 from the internal reset release; DOUT then provides output corresponding to VIN after (3846 SCKI +
tADCDLY1 + tADCDLY2) from power-on. If the synchronization is not held, the internal reset is not released and both
operating modes are maintained at reset and power-down states; after the synchronization forms again, both the
DAC and ADC return to normal operation with the above sequences.
Figure 34 illustrates a timing chart at the external reset. RST accepts an external forced reset by RST = low, and
provides a device reset and power-down state that makes the lowest power dissipation state available in the
PCM3168A and PCM3168A-Q1. If RST goes from high to low under synchronization among SCKI, BCKAD/DA,
and LRCKAD/DA, the internal reset is asserted, all registers and memory are reset, and finally the PCM3168A
and PCM3168A-Q1 enter into all power-down states. At the same time, VOUT is immediately forced into the
AGNDDA1 level and DOUT becomes '0'. To begin normal operation again, toggle RST high; the same power-up
sequence as power-on reset shown in Figure 33 is performed.
The PCM3168A and PCM3168A-Q1 do not require particular power-on sequences for VCC and VDD; it allows
VDD on and then VCC on, or VCC on and then VDD on. From the viewpoint of the Absolute Maximum Ratings,
however, simultaneous power-on is recommended for avoiding unexpected responses on VOUTx and DOUTx.
Figure 33 illustrates the response for VCC on with VDD on.
Figure 33. Power-On-Reset Timing Requirements
Table 7. Timing Requirements for Figure 33
SYMBOL
DESCRIPTION
SINGLE
DUAL
QUAD
UNIT
DAC delay time internal reset release to
tDACDLY1
3600
7200
14400
Period of LRCKDA
VOUT start
tDACDLY2
DAC fade-in/fade-out time
2048
4096
8192
Period of LRCKDA
ADC delay time internal reset release to
tADCDLY1
4800
9600
N/A
Period of LRCKAD
DOUT start
tADCDLY2
ADC fade-in/fade-out time
2048
4096
N/A
Period of LRCKAD
22
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): PCM3168A PCM3168A-Q1
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B5L-IW-B1 | CONVERTER MOD DC/DC 28V 100W |
| VE-B54-IX-B1 | CONVERTER MOD DC/DC 48V 75W |
| VE-254-CU-S | CONVERTER MOD DC/DC 48V 200W |
| VE-24K-CU-S | CONVERTER MOD DC/DC 40V 200W |
| VI-BT0-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCM3168APAPRG4 | 功能描述:接口—CODEC 24B,96/192kHz,6ch-in 8ch-out Aud CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| PCM3168A-Q1 | 制造商:TI 制造商全称:Texas Instruments 功能描述:24-Bit, 96-kHz/192-kHz, 6-In/8-Out Audio Codec with Differential Input/Output |
| PCM3168ATPAPQ1 | 功能描述:接口—CODEC 24B,6-In/8-Out Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| PCM3168ATPAPRQ1 | 功能描述:接口—CODEC 24B,6-In/8-Out Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| PCM3168ATPAPRQ1G4 | 功能描述:接口—CODEC 24B,6-In/8-Out Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。