- 您现在的位置：买卖IC网 > PDF目录378049 > PEB20324 (INFINEON TECHNOLOGIES AG) ICs for Communications PDF资料下载
参数资料
| 型号： | PEB20324 |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成电路 |
| 文件页数： | 23/63页 |
| 文件大小： | 705K |
| 代理商： | PEB20324 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
PEB 20324
PEF 20324
Pin Descriptions
Hardware Reference Manual
23
04.99
1
IDSEL
I
Initialization Device Select
When MUNICH128X is slave in a transaction, if IDSEL
is active in the address phase and C/BE(3:0) indicates
a Config read or write, the MUNICH128X assumes a
read or write to a configuration register. In response,
the MUNICH128X asserts DEVSEL during the
subsequent CLK cycle.
IDSEL is sampled on the rising edge of CLK.
Device Select
When activated by a slave, it indicates to the current
bus master that the slave has decoded its address as
the target of the current transaction. If no bus slave
activates DEVSEL within six bus CLK cycles, the
master should abort the transaction.
When MUNICH128X is Master, DEVSEL is input. If
DEVSEL is not activated within six clock cycles after
an address is output on AD(31:0), the MUNICH128X
aborts the transaction and generates an INTA.
When MUNICH128X is Slave, DEVSEL is output.
Parity Error
When activated, indicates a parity error over the
AD(31:0) and C/BE(3:0) signals (compared to the
PAR input). It has a delay of one CLK cycle with
respect to AD and C/BE(3:0) (i.e., it is valid for the
cycle immediately following the corresponding PAR
cycle).
PERR is asserted relative to the rising edge of CLK.
System Error
The MUNICH128X asserts this signal to indicate a
fatal system error.
SERR is sampled on the rising edge of CLK.
Request
Used by the MUNICH128X to request control of the
PCI.
REQ is sampled on the rising edge of CLK.
22
DEVSEL
s/t/s
26
PERR
s/t/s
27
SERR
o/d
147
REQ
t/s
Table 2-5
Pin No.
Pin Descriptions by Functional Block: PCI Interface
(cont’d)
Symbol
Type Description
相关PDF资料 |
PDF描述 |
|---|---|
| PEF20532 | 2 Channel Serial Optimized Communication Controller |
| PEB20532 | 2 Channel Serial Optimized Communication Controller |
| PEF20534 | DMA Supported Serial Communication Controller with 4 Channels |
| PEB20534 | DMA Supported Serial Communication Controller with 4 Channels |
| PEB20534H-10 | DMA Supported Serial Communication Controller with 4 Channels DSCC4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEB20324HV-2.1 | 制造商:Siemens 功能描述: |
| PEB20324HV2.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB20324HV2.2-M128X | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB20324HV22M128X | 制造商:Infineon Technologies AG 功能描述: |
| PEB2032HV3.2 | 制造商:Siemens 功能描述: |
发布紧急采购，3分钟左右您将得到回复。