参数资料
型号: PF48F2000P0ZTQ0
厂商: INTEL CORP
元件分类: PROM
英文描述: Intel StrataFlash Embedded Memory
中文描述: 4M X 16 FLASH 1.8V PROM, 85 ns, PBGA88
封装: 8 X 10 MM, 1.20 MM HEIGHT, LEAD FREE, SCSP-88
文件页数: 58/102页
文件大小: 1609K
代理商: PF48F2000P0ZTQ0
1-Gbit P30 Family
April 2005
58
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
10.3.4
Data Hold
For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid
on DQ[15:0] for one or two clock cycles. This period of time is called the “
data cycle
”. When DH
is set, output data is held for two clocks (default). When DH is cleared, output data is held for one
clock (see
Figure 30
). The processor’s data setup time and the flash memory’s clock-to-data output
delay should be considered when determining whether to hold output data for one or two clocks. A
method for determining the Data Hold configuration is shown below:
To set the device at one clock data hold for subsequent reads, the following condition must be
satisfied:
t
CHQV
(ns) + t
DATA
(ns)
One CLK Period (ns)
t
DATA
= Data set up to Clock (defined by CPU)
For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming
t
CHQV
= 20 ns and t
DATA
= 4 ns. Applying these values to the formula above:
20 ns + 4 ns
25 ns
The equation is satisfied and data will be available at every clock period with data hold setting at
one clock. If t
CHQV
(ns) + t
DATA
(ns) >
One CLK Period (ns), data hold setting of 2 clock periods
must be used.
Table 24.
WAIT Functionality Table
Condition
WAIT
Notes
CE# = ‘1’, OE# = ‘X’ or CE# = ‘0’, OE# = ‘1’
High-Z
1
CE# =’0’, OE# = ‘0’
Active
1
Synchronous Array Reads
Active
1
Synchronous Non-Array Reads
Active
1
All Asynchronous Reads
Deasserted
1
All Writes
High-Z
1,2
Notes:
1.
2.
Active:
WAIT is asserted until data becomes valid, then deasserts
When OE# = V
IH
during writes, WAIT = High-Z
Figure 30.
Data Hold Timing
Valid
Output
Valid
Output
Valid
Output
Valid
Output
Valid
Output
CLK [C]
D[15:0] [Q]
D[15:0] [Q]
2 CLK
Data Hold
1 CLK
Data Hold
相关PDF资料
PDF描述
PF48F3000P0ZTQ0 Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:6; Connector Shell Size:10; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:10-6
PF48F4000P0ZTQ0 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT00; Number of Contacts:6; Connector Shell Size:10; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle
PF48F0P0ZTQ0 Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:6; Connector Shell Size:10; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Socket; Insert Arrangement:10-98
PF48F2P0ZTQ0 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT00; No. of Contacts:10; Connector Shell Size:12; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle
PF48F3P0ZTQ0 Circular Connector; Body Material:Aluminum; Series:PT00; No. of Contacts:10; Connector Shell Size:12; Connecting Termination:Solder; Circular Shell Style:Wall Mount Receptacle; Circular Contact Gender:Pin; Insert Arrangement:12-10
相关代理商/技术参数
参数描述
PF48F2000P0ZTQ0A 功能描述:IC FLASH 64MBIT 85NS 88TPBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:StrataFlash™ 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:32K (4K x 8) 速度:100kHz,400kHz 接口:I²C,2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR) 其它名称:CAV24C32WE-GT3OSTR
PF48F2000W0YTQE 制造商:Micron Technology Inc 功能描述:64X/0X QUAD 1.8 HF CUOSP - Tape and Reel
PF48F2000W0YTQEA 制造商:Micron Technology Inc 功能描述:64X/0X QUAD 1.8 HF CUOSP - Trays
PF48F2P0VB00 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F2P0VBQ0 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory