1
PS8539 05/01/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI90LV179, PI90LV180,
Product Features
Signaling Rates >660 Mbps (330 MHz)
Single 3.3V Power Supply Design
Driver:
— ±350mV Differential Swing into a 100-Ohm load
— Propogation Delay of 1.5ns Typ.
— Low Voltage TTL (LVTTL) Inputs are 5V Tolerant
— Driver is High Impedance when Disabled or V
CC
<1.5V
Receiver:
— Accepts ±50mV (min.) Differential Swing with up to 2.0V
ground potential difference
— Propagation Delay of 3.3ns Typ.
— Low Voltage TTL (LVTTL) Outputs
— Open, Short, and Terminated Fail Safe
Industrial Temperature Operating Range: –40°C to 85°C
Package Options: SOIC, TSSOP, MSOP
Meets or Exceeds IEEE 1596.3 SCI Standard
Meets or Exceeds ANSI/TIA/EIA-644 LVDS Standard
Bus-Terminal ESD exceeds 12kV
PI90LV051
PI90LV050
PI90LV180
PI90LV179
VCC
DIN1
DOUT1+
DOUT1
DEN
DOUT2
DOUT2+
DIN2
RIN1
RIN1+
ROUT1
REN*
ROUT2
RIN2+
RIN2
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
ROUT
DIN
GND
RIN+
RIN
DOUT
DOUT+
1
2
3
4
8
7
6
5
VCC
DIN1
DOUT1+
DOUT1
DEN2
DOUT2
DOUT2+
DIN2
RIN1
RIN1+
ROUT1
DEN1
ROUT2
RIN2+
RIN2
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VCC
VCC
RIN+
RIN
DOUT
DOUT+
NC
NC
ROUT
REN*
DEN
DIN
GND
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
DIN1
DEN1
ROUT1
DIN2
DEN2
ROUT2
DOUT1+
DOUT1-
DOUT2+
DOUT2-
RIN1+
RIN1-
RIN2+
RIN2-
DIN1
DIN2
DEN
ROUT2
ROUT1
REN*
DOUT1+
DOUT1-
DOUT2+
DOUT2-
RIN1+
RIN1-
RIN2+
RIN2-
DIN
DEN
REN*
ROUT
DOUT+
DOUT-
RIN+
RIN-
DIN
ROUT
DOUT+
DOUT-
RIN+
RIN-
8-Pin
U, W
16-Pin
L, W
14-Pin
L, W
16-Pin
L, W
Product Description
The PI90LV179, PI90LV180, PI90LV050, and PI90LV051 are differen-
tial line drivers and receivers (transceivers) that are compliant with
the IEEE 1596.3 SCI and ANSI/TIA/EIA-644 LVDS standards. These
devices use low-voltage differential signaling (LVDS) to achieve
data rates in excess of 660 Mbps while being less susceptible to noise
than single-ended transmission.
The drivers translate a low-voltage TTL/CMOS input into a low-
voltage (350mV typical) differential output signal. The receivers
translate a differential 350mV input signal to a 3V CMOS output level.
The driver section can be independently set to a power-down and
high-impedance output mode with the D
EN
pin (active HIGH). The
receiver section is controlled by the R
EN*
pin (active LOW).
Applications
Applications include point-to-point and multidrop baseband data
transmission over a controlled impedance media of approximately
100 ohms. These include intra-system connections via printed
circuit board traces or cables, hubs and routers for data communi-
cations; PBXs, switches, repeaters and base stations for telecommu-
nications and other applications such as digital cameras, printers
and copiers.