收藏本站
参数资料
型号： PIC16LF627-04/P
厂商： Microchip Technology
文件页数： 152/170页
文件大小： 0K
描述： IC MCU FLASH 1KX14 COMP 18DIP
产品培训模块： Asynchronous Stimulus
8-bit PIC® Microcontroller Portfolio
标准包装： 25
系列： PIC® 16F
核心处理器： PIC
芯体尺寸： 8-位
速度： 4MHz
连通性： UART/USART
外围设备： 欠压检测/复位，POR，PWM，WDT
输入/输出数： 16
程序存储器容量： 1.75KB（1K x 14）
程序存储器类型： 闪存
EEPROM 大小： 128 x 8
RAM 容量： 224 x 8
电压 - 电源 (Vcc/Vdd)： 2 V ~ 5.5 V
振荡器型： 内部
工作温度： 0°C ~ 70°C
封装/外壳： 18-DIP（0.300"，7.62mm）
包装： 管件
其它名称： PIC16LF627-04/PR
PIC16LF627-04/PR-ND
PIC16F62X
DS40300C-page 80
Preliminary
2003 Microchip Technology Inc.
12.3
USART Function
The USART function is similar to that on the
PIC16C74B, which includes the BRGH = 1 fix.
12.3.1
USART 9-BIT RECEIVER WITH
ADDRESS DETECT
When the RX9 bit is set in the RCSTA register, 9 bits
are received and the ninth bit is placed in the RX9D bit
of the RCSTA register. The USART module has a
special provision for multiprocessor communication.
Multiprocessor communication is enabled by setting
the ADEN bit (RCSTA<3>) along with the RX9 bit. The
port is now programmed so when the last bit is
received, the contents of the Receive Shift Register
(RSR) are transferred to the receive buffer. The ninth
bit of the RSR (RSR<8>) is transferred to RX9D, and
the receive interrupt is set if, and only, if RSR<8> = 1.
This feature can be used in a multiprocessor system as
follows:
A master processor intends to transmit a block of data
to one of many slaves. It must first send out an address
byte that identifies the target slave. An address byte is
identified by setting the ninth bit (RSR<8>) to a '1'
(instead of a '0' for a data byte). If the ADEN and RX9
bits are set in the slave’s RCSTA register, enabling mul-
tiprocessor communication, all data bytes will be
ignored. However, if the ninth received bit is equal to a
‘1’, indicating that the received byte is an address, the
slave will be interrupted and the contents of the RSR
register will be transferred into the receive buffer. This
allows the slave to be interrupted only by addresses, so
that the slave can examine the received byte to see if it
is being addressed. The addressed slave will then clear
its ADEN bit and prepare to receive data bytes from the
master.
When ADEN is enabled (='1'), all data bytes are
ignored. Following the STOP bit, the data will not be
loaded into the receive buffer, and no interrupt will
occur. If another byte is shifted into the RSR register,
the previous data byte will be lost.
The ADEN bit will only take effect when the receiver is
configured in 9-bit mode (RX9 = '1'). When ADEN is
disabled (='0'), all data bytes are received and the 9th
bit can be used as the PARITY bit.
The USART Receive Block Diagram is shown in
Figure 12-8.
Reception
is
enabled
by
setting
bit
CREN
(RCSTA<4>).
12.3.1.1
Setting up 9-bit mode with Address
Detect
Steps to follow when setting up an Asynchronous or
Synchronous Reception with Address Detect Enabled:
1.
Initialize the SPBRG register for the appropriate
baud rate. If a high speed baud rate is desired,
set bit BRGH.
2.
Enable asynchronous or synchronous commu-
nication by setting or clearing bit SYNC and
setting bit SPEN.
3.
If interrupts are desired, then set enable bit
RCIE.
4.
Set bit RX9 to enable 9-bit reception.
5.
Set ADEN to enable address detect.
6.
Enable the reception by setting enable bit CREN
or SREN.
7.
Flag bit RCIF will be set when reception is
complete, and an interrupt will be generated if
enable bit RCIE was set.
8.
Read the 8-bit received data by reading the
RCREG register to determine if the device is
being addressed.
9.
If any error occurred, clear the error by clearing
enable bit CREN if it was already set.
10. If the device has been addressed (RSR<8> = 1
with address match enabled), clear the ADEN
and RCIF bits to allow data bytes and address
bytes to be read into the receive buffer and
interrupt the CPU.
TABLE 12-8:
REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR
Value on
all other
RESETS
0Ch
PIR1
EEIF
CMIF
RCIF
TXIF
—
CCP1IF TMR2IF TMR1IF 0000 -000
0000 -000
18h
RCSTA
SPEN
RX9
SREN
CREN
ADEN
FERR
OERR
RX9D
0000 -00x
1Ah
RCREG
RX7
RX6
RX5
RX4
RX3
RX2
RX1
RX0
0000 0000
8Ch
PIE1
EEIE
CMIE
RCIE
TXIE
—
CCP1IE TMR2IE TMR1IE 0000 -000
0000 -000
98h
TXSTA
CSRC
TX9
TXEN
SYNC
—BRGH
TRMT
TX9D
0000 -010
99h
SPBRG Baud Rate Generator Register
0000 0000
Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.
相关PDF资料
PDF描述
PIC18F86J55T-I/PT IC PIC MCU FLASH 48KX16 80TQFP
PIC18F43K22-I/MV MCU PIC 8KB FLASH 40QFN
PIC16C55A-04I/P IC MCU OTP 512X12 28DIP
PIC18LF43K22-I/MV MCU PIC 8KB FLASH 40UQFN
PIC16C622A-20I/P IC MCU OTP 2KX14 COMP 18DIP
相关代理商/技术参数
参数描述
PIC16LF627A-I/ML 功能描述:8位微控制器 -MCU 1.75KB 224 RAM 16I/O Ind Temp QFN28 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16LF627A-I/P 功能描述:8位微控制器 -MCU 1.75KB 224 RAM 16I/O Ind Temp PDIP18 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16LF627A-I/SO 功能描述:8位微控制器 -MCU 1.75KB 224 RAM 16I/O Ind Temp SOIC18 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16LF627A-I/SO 制造商:Microchip Technology Inc 功能描述:8-Bit Microcontroller IC
PIC16LF627A-I/SS 功能描述:8位微控制器 -MCU 1.75KB 224 RAM 16I/O Ind Temp SSOP20 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*