- 您现在的位置：买卖IC网 > PDF目录11743 > PIC24HJ128GP306A-I/MR (Microchip Technology)IC PIC MCU FLASH 128KB 64-QFN PDF资料下载
参数资料
| 型号： | PIC24HJ128GP306A-I/MR |
| 厂商： | Microchip Technology |
| 文件页数： | 5/20页 |
| 文件大小： | 0K |
| 描述： | IC PIC MCU FLASH 128KB 64-QFN |
| 标准包装： | 40 |
| 系列： | PIC® 24H |
| 核心处理器： | PIC |
| 芯体尺寸： | 16-位 |
| 速度： | 40 MIP |
| 连通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，DMA，POR，PWM，WDT |
| 输入/输出数： | 53 |
| 程序存储器容量： | 128KB（43K x 24） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 16K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 18x10b/12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 包装： | 管件 |
| 产品目录页面： | 649 (CN2011-ZH PDF) |
| 配用： | 876-1004-ND - PIC24 BREAKOUT BOARD |
2008 Microchip Technology Inc.
DS80280G-page 13
PIC24HJXXXGPX06/X08/X10
33. Module: DMA
When a DMA channel is enabled in Single-Shot
mode while the device is in Idle mode, and the
corresponding peripheral is active and configured
to operate during Idle mode, the DMA channel
may not become disabled immediately upon
transferring the required amount of data.
As a result, the number of bytes or words of data
transferred may exceed the DMA transfer count
specified in the DMAxCNT register.
For example, if DMA transfers are active for both
SPI byte transmissions and receptions, and only
the receive DMA channel interrupt is enabled for
waking up the device from Idle mode, an extra byte
will be transmitted by the time the device wakes up
from Idle mode.
Work around
None.
34. Module: Doze Mode and Traps
A DMA error trap may not be generated when the
device is in Doze mode.
Work around
None.
35. Module: Output Compare
When the Output Compare module is operated in
the Dual Compare Match mode, a timer compare
match with the value in the OCxR register sets the
OCx output producing a rising edge on the OCx
pin. Then, when a timer compare match with the
value in the OCxRS register occurs, the OCx
output is reset producing a falling edge on the OCx
pin.
The above statement applies to all conditions
except when the difference between OCxR and
OCxRS is 1. In this case, the Output Compare
module may miss the reset compare event, and
cause the OCx pin to remain continuously high.
This condition will remain until the difference
between values in the OCxR and OCxRS registers
is made greater than 1.
Work around
Ensure in software that the difference between
values
in
OCxR
and
OCxRS
registers
is
maintained greater than 1.
36. Module: UART
When the UART is in 4x mode (BRGH = 1) and
using two Stop bits (STSEL = 1), it may sample the
first Stop bit instead of the second one.
This issue does not affect the other UART
configurations.
Work around
Use the 16x baud rate option (BRGH = 0) and
adjust the baud rate accordingly.
37. Module: UART
When an auto-baud is detected, the receive
interrupt may occur twice. The first interrupt occurs
at the beginning of the Start bit and the second
after reception of the Sync field character.
Work around
If an extra interrupt is detected, ignore the
additional interrupt.
38. Module: DMA
When the DMA channel is configured for NULL
Data
Peripheral
Write
mode
(DMAxCON<11> = 1), it does not execute a null
(all zeros) write to the peripheral address.
Work around
Use two DMA channels to receive data from the
peripheral
module.
One
channel
must
be
configured to transfer data from the peripheral to
DMA RAM, while another channel must be
configured to transfer dummy data from the DMA
RAM to the peripheral. Both channels must be
setup for the same DMA request.
39. Module: DMA
A low priority DMA channel request can be
pre-empted by a higher priority DMA channel
request. For example, if DMA Channel 0 has a
higher priority than DMA Channel 1. A request
to DMA channel 1 will be pending while DMA
Channel 0 is processing its request. If DMA
Channel 1 receives another request while it is in
a pending request state, the DMA module does
not generate a DMA error trap event.
Work around
None. Using higher priority DMA channels for
servicing sources of frequent requests significantly
reduces the possibility of the condition described
above
occurring,
but
does
not
completely
eliminate it.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J4F-IW-F4 | CONVERTER MOD DC/DC 72V 100W |
| PIC16F874-04/P | IC MCU FLASH 4KX14 EE 40DIP |
| MS27484E14B15SA | CONN PLUG 15POS STRAIGHT W/SCKT |
| VE-J4F-IW-F2 | CONVERTER MOD DC/DC 72V 100W |
| VE-J4F-IW-F1 | CONVERTER MOD DC/DC 72V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC24HJ128GP306AT-I/MR | 功能描述:16位微控制器 - MCU 16 Bit MCU 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306AT-I/PT | 功能描述:16位微控制器 - MCU 16 Bit MCU 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306-E/PT | 功能描述:16位微控制器 - MCU 16B MCU 64LD 40MIPS 128KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306-I/PT | 功能描述:16位微控制器 - MCU 40MIPS 128KB RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
| PIC24HJ128GP306T-I/PT | 功能描述:16位微控制器 - MCU 40MIPS 128KB RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。