参数资料
型号: PIC24HJ32GP204T-I/PT
厂商: Microchip Technology
文件页数: 288/289页
文件大小: 0K
描述: IC PIC MCU FLASH 32K 44TQFP
产品培训模块: Asynchronous Stimulus
标准包装: 1,200
系列: PIC® 24H
核心处理器: PIC
芯体尺寸: 16-位
速度: 40 MIP
连通性: I²C,IrDA,LIN,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 35
程序存储器容量: 32KB(11K x 24)
程序存储器类型: 闪存
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 3.6 V
数据转换器: A/D 13x10b/12b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 44-TQFP
包装: 带卷 (TR)
配用: DM240001-ND - BOARD DEMO PIC24/DSPIC33/PIC32
其它名称: PIC24HJ32GP204T-I/PTTR
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页第265页第266页第267页第268页第269页第270页第271页第272页第273页第274页第275页第276页第277页第278页第279页第280页第281页第282页第283页第284页第285页第286页第287页当前第288页第289页
PIC24HJ32GP202/204 AND PIC24HJ16GP304
DS70289J-page 98
2007-2011 Microchip Technology Inc.
8.4
Clock Switching Operation
Applications are free to switch among any of the four
clock sources (Primary, LP, FRC and LPRC) under
software control at any time. To limit the possible side
effects of this flexibility, devices have a safeguard lock
built into the switch process.
8.4.1
ENABLING CLOCK SWITCHING
To enable clock switching, the FCKSM1 Configuration
bit in the Configuration register must be programmed to
further details.) If the FCKSM1 Configuration bit is
unprogrammed (‘1’), the clock switching function and
Fail-Safe Clock Monitor function are disabled. This is
the default setting.
The NOSC control bits (OSCCON<10:8>) do not
control the clock selection when clock switching is
disabled. However, the COSC bits (OSCCON<14:12>)
reflect the clock source selected by the FNOSC
Configuration bits.
The OSWEN control bit (OSCCON<0>) has no effect
when clock switching is disabled. It is held at ‘0’ at all
times.
8.4.2
OSCILLATOR SWITCHING
SEQUENCE
Performing a clock switch requires the following basic
sequence:
1.
Read the COSC bits (OSCCON<14:12>) to
determine the current oscillator source, if
desired.
2.
Perform the unlock sequence to allow a write to
the OSCCON register high byte.
3.
Write the appropriate value to the NOSC control
bits (OSCCON<10:8>) for the new oscillator
source.
4.
Perform the unlock sequence to allow a write to
the OSCCON register low byte.
5.
Set the OSWEN bit to initiate the oscillator
switch.
Once the basic sequence is completed, the system
clock hardware responds automatically as follows:
1.
The clock switching hardware compares the
COSC status bits with the new value of the
NOSC control bits. If both of them are the same,
the clock switch is a redundant operation. In this
case, the OSWEN bit is cleared automatically
and the clock switch is aborted.
2.
If a valid clock switch has been initiated, the sta-
tus bits, LOCK (OSCCON<5>) and CF
(OSCCON<3>) are cleared.
3.
The new oscillator is turned on by the hardware
if it is not currently running. If a crystal oscillator
has to be turned on, the hardware waits until the
Oscillator Start-up Timer (OST) expires. If the
new source is using the PLL, the hardware waits
until a PLL lock is detected (LOCK = 1).
4.
The hardware waits for 10 clock cycles from the
new clock source and then performs the clock
switch.
5.
The hardware clears the OSWEN bit to indicate a
successful clock transition. In addition, the NOSC
bit values are transferred to the COSC status bits.
6.
The old clock source is turned off at this time,
with the exception of LPRC (if WDT or FSCM
are enabled) or LP (if LPOSCEN remains set).
8.5
Fail-Safe Clock Monitor (FSCM)
The Fail-Safe Clock Monitor (FSCM) allows the device
to continue to operate even in the event of an oscillator
failure. The FSCM function is enabled by programming.
If the FSCM function is enabled, the LPRC internal
oscillator runs at all times (except during Sleep mode)
and is not subject to control by the Watchdog Timer.
In the event of an oscillator failure, the FSCM
generates a clock failure trap event and switches the
system clock over to the FRC oscillator. Then the
application program can either attempt to restart the
oscillator or execute a controlled shutdown. The trap
can be treated as a warm Reset by simply loading the
Reset address into the oscillator fail trap vector.
If the PLL multiplier is used to scale the system clock,
the internal FRC is also multiplied by the same factor
on clock failure. Essentially, the device switches to
FRC with PLL on a clock failure.
Note:
Primary Oscillator mode has three different
submodes (XT, HS and EC), which are
determined
by
the
POSCMD<1:0>
Configuration bits. While an application
can switch to and from Primary Oscillator
mode in software, it cannot switch among
the different primary submodes without
reprogramming the device.
Note 1:
The processor continues to execute code
throughout the clock switching sequence.
Timing-sensitive code should not be
executed during this time.
2:
Direct clock switches between any pri-
mary oscillator mode with PLL and FRC-
PLL mode are not permitted. This applies
to clock switches in either direction. In
these instances, the application must
switch to FRC mode as a transition clock
source between the two PLL modes.
3:
Refer
to
Section
7.
“Oscillator”
(DS70186) in the “dsPIC33F/PIC24H
Family Reference Manual”
for details.
相关PDF资料
PDF描述
GRM2196S2A1R0CD01D CAP CER 1PF 100V S2H 0805
GRM2196R2A4R7CD01D CAP CER 4.7PF 100V R2H 0805
GRM2196R2A4R3CD01D CAP CER 4.3PF 100V R2H 0805
GRM2196R2A3R9CD01D CAP CER 3.9PF 100V R2H 0805
GRM2196R2A3R3CD01D CAP CER 3.3PF 100V R2H 0805
相关代理商/技术参数
参数描述
PIC24HJ32GP302 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-bit Microcontrollers
PIC24HJ32GP302_11 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-bit Microcontrollers
PIC24HJ32GP302-E/ML 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-bit Microcontrollers
PIC24HJ32GP302-E/MM 功能描述:16位微控制器 - MCU 16 Bit MCU 40MIPS 32 KB FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT
PIC24HJ32GP302-E/PT 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-bit Microcontrollers