- 您现在的位置：买卖IC网 > PDF目录370005 > PLL1706 RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C PDF资料下载
参数资料
| 型号： | PLL1706 |
| 英文描述： | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
| 中文描述： | 3.3伏双PLL的多时钟发生器 |
| 文件页数： | 4/17页 |
| 文件大小： | 128K |
| 代理商： | PLL1706 |
PLL1705
PLL1706
SLES046A
–
AUGUST 2002
–
REVISED SEPTEMBER 2002
www.ti.com
4
ELECTRICAL CHARACTERISTICS(continued)
all specifications at TA = 25
°
C, VDD1
–
VDD3 (= VDD) = VCC = 3.3 V, fM = 27 MHz, crystal oscillation, fS = 48 kHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
POWER SUPPLY REQUIREMENTS
VCC, VDD
Supply voltage range
VDD = VCC = 3.3 V, fS = 48 kHz
IDD + ICC
Power down(10)
Power dissipation
VDD = VCC = 3.3 V, fS = 48 kHz
TEMPERATURE RANGE
Operating emperature
θ
JA
Thermal resistance
PLL1705/6DBQ: 20-pin SSOP (150 mil)
(1)Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/ML, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)
(2)Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO1, SCKO0
(3)Pin 10: XT1
(4)Pin 11: XT2
(5)Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter
performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.
(6)The delay time from power on to oscillation
(7)The settling time when the sampling frequency is changed
(8)The delay time from power on to lockup
(9)fM = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling
frequency selection and load condition.
(10)While all bits of CE[6:1] are 0, the PLL1706 goes into power-down mode.
UNIT
MAX
TYP
MIN
2.7
3.3
19
320
63
3.6
25
500
90
Vdc
mA
μ
A
mW
IDD+ ICC
Supply current(9)
Supply current (9)
–
25
85
°
C
150
°
C/W
PIN ASSIGNMENTS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
1
SCKO2
SCKO3
DGND1
FS1
FS2
SR
V
CC
AGND
XT1
V
DD
3
SCKO0
SCKO1
DGND3
DGND2
MCKO2
MCKO1
V
DD
2
CSEL
XT2
PLL1705
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
1
SCKO2
SCKO3
DGND1
MD
MC
ML
V
CC
AGND
XT1
V
DD
3
SCKO0
SCKO1
DGND3
DGND2
MCKO2
MCKO1
V
DD
2
CSEL
XT2
PLL1706
(TOP VIEW)
相关PDF资料 |
PDF描述 |
|---|---|
| PLL1810A | RS232/EIA562/RS485 Transceivers; Package: PDIP; No of Pins: 24; Temperature Range: -40°C to +85°C |
| PLL2001P | Serial-Input Frequency Synthesizer |
| PLL2013X | PLL2013X 20MHZ~170MHZ FSPLL PLL2013X|Data Sheet |
| PLL2014X | 8-Channel Analog Multiplexer with Cascadable Serial Interface; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| PLL2026X | 8-Channel Analog Multiplexer with Cascadable Serial Interface; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PLL1706DBQ | 功能描述:时钟发生器及支持产品 3.3 V Dual PLL Multi Clock Gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| PLL1706DBQG4 | 功能描述:时钟发生器及支持产品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| PLL1706DBQR | 功能描述:时钟发生器及支持产品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| PLL1706DBQRG4 | 功能描述:时钟发生器及支持产品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| PLL1707 | 制造商:BB 制造商全称:BB 功能描述:3.3 V DUAL PLL MULTICLOCK GENERATOR |
发布紧急采购，3分钟左右您将得到回复。