- 您现在的位置：买卖IC网 > PDF目录368228 > PSD511B1 Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) PDF资料下载
参数资料
| 型号： | PSD511B1 |
| 英文描述： | Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) |
| 中文描述： | 现场可编程微控制器外围设备（可编程逻辑，16K的位的SRAM，40余个可编程输入/输出，通用PLD的有61个输入） |
| 文件页数： | 5/130页 |
| 文件大小： | 704K |
| 代理商： | PSD511B1 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
PSD5XX Famly
6-5
General
Description
(Cont.)
The PSD5XX includes an 8 level priority encoded Interrupt Controller. The Interrupt
Controller accepts 4 user defined interrupts and 4 Terminal Counts from the Counter/Timer.
Each interrupt can be individually masked and configured to be level or edge sensitive. A 3
bit interrupt vector is generated that can be read by the microcontroller. The serviced
interrupt will be cleared automatically after the microcontroller has read the interrupt vector.
The PSD5XX contains EPROM and scratchpad SRAM. The EPROM densities are 256K,
512K bit and 1M bit and are divided into four blocks. Each block can be located in a
different address location. The access time of the EPROM includes the address latching
and DPLD decoding. The 16 Kbit Standby SRAM may be used as an extension of the
microcontroller SRAM and also to store backup information that is necessary after a system
power down or power failure. Power to the SRAM is supplied by the Vstby pin. Switching
between V
CC
and Vstby occurs automatically when V
CC
power is removed.
A four bit Page Register enables microcontrollers with limited address space easy access
to the I/O Section, EPROM and SRAM . The Page Register outputs are connected to all
ZPLDs and can be used to page external devices as well as the internal PSD5XX functional
units.
A Power Management Unit (PMU) in the PSD5XX enables the user to control the power
consumption on selected functional blocks based on system requirements. For
microcontrollers that do not generate a Chip Select input (CSI) to the peripheral device, the
PMU includes an Automatic Power Down unit (APD) that will turn off the PSD5XX
(into standby or sleep mode) based on inactivity of the ALE. The polarity of ALE inactivity
can be defined by the user. In addition to power down mode, the PSD5XX includes a
SLEEP mode that will reduce the power consumption to 10 μA.
The PSD5XX family is supported by the PSD Development System (PSDsoft, see Figure 2)
which runs under MS-Windows on the PC. Design entry is done using PSDabel which
creates a minimized logic implementation. PSDabel also provides logic simulation of the
ZPLD. The PSD5XX desired configuration is entered using a simple Window based menu.
The PSD Compiler, which consists of a Fitter and Address Translator, generates an object
file from the PSDabel and MCU code files. The object file can be down loaded to a
programmer (MagicPro
, Data I/O or other third party) or to PSDsilos III providing full chip
simulation.
The PSD5XX standard versions include up to 1 Mb of EPROM, 16 Kbit SRAM, Decode PLD
(DPLD), General Purpose PLD (GPLD), Peripheral PLD (PPLD), four 16-bit Counter/Timers,
an 8-level maskable Interrupt Controller and five 8-bit I/O Ports. They are ideal for general
purpose embedded systems applications.
The PSD5XXM mask-programmable versions deliver the lowest cost PSD5XX
solution. See the Masked-PSD Ordering Information chapter in this databook for the
mask-programmable PSD5XXM ordering procedure.
References in this document to PSD5XX versions are generic and include PSD5XX and
PSD5XXM products.
相关PDF资料 |
PDF描述 |
|---|---|
| PSD502B1 | Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) |
| PSD503B1 | Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) |
| PSD502B1-12U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads |
| PSD502B1-12UI | 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging |
| PSD502B1-15J | 600V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package. Also available in Radiation Levels up to 300KRad.; Similar to IRHY67C30CM with Optional Total Dose Rating of 300kRads |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD511B1-12J | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12JI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12LI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12U | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12UI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
发布紧急采购，3分钟左右您将得到回复。