- 您现在的位置：买卖IC网 > PDF目录368231 > PSD703S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) PDF资料下载
参数资料
| 型号： | PSD703S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
| 中文描述： | 现场可编程微控制器外围设备具有监督职能（可编程逻辑，4K的位的SRAM，27余个可编程输入/输出，通用PLD的有66个输入） |
| 文件页数： | 14/104页 |
| 文件大小： | 515K |
| 代理商： | PSD703S5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
PSD7XX Family
13-14
The PSD7XX
Functional
Blocks
The PSD7XX consists of five major functional blocks:
J
PLD Block
J
Bus Interface
J
I/O Ports
J
Memory Block
J
Power Management Unit
J
Supervisory Function
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable.
PLDs
The PLDs bring programmable logic functionality to the PSD7XX. After specifying the logic
for the PLDs by using the PSDabel tool in PSDsoft, the logic configuration is programmed
into the device and available when power is applied.
The PLDs (DPLD, ECSPLD, GPLD, and PPLD) consist of an AND array. The GPLD
architecture includes 12 Output Micro
Cells in addition to the AND array. There are
24 Input Micro
Cells that can be configured as inputs to the PLD. Figure 3 shows the orga-
nization of the PLD.
The AND array is used to form product terms specified using the PSDabel tool in the
PSDsoft development system. When the inputs used in a term are true, the output is active.
The GPLD Input Bus consists of 66 signals as shown in Table 7. Both the true and
complement value of inputs are available to the AND array. The DPLD and ECSPLD Input
Busses consists of fewer inputs and is a subset of the 66 inputs.
Input Source
Input Name
Number of Signals
MCU Address Bus
A[15:0]*
16
MCU Control Signals
CNTL[2:0]
3
Power Down
PDN
1
I/O Ports Inputs (Input Micro
Cells)
PA[7:0], PB[7:0],
PC[7:0]
24
Port D Inputs
PD[2:0]
3
Page Register
PGR[3:0]
4
Port A or B Micro
Cell Feedback
Port C Micro
Cell Feedback
MCELLAB.FB[7:4]
4
MCELLC.FB[7:0]
8
Supervisory Function
WatchDog Time Out
WDOG_ON
1
Supervisory Function
Global Reset or Expanded Reset
GRESET or ERESET
1
Supervisory Clock
2KHz Internal Oscillator or CLKIN/8192
Superv_CLK
1
Table 7. GPLD Inputs
*
NOTE:
The address inputs are A[19:4] in 80C51XA mode.
相关PDF资料 |
PDF描述 |
|---|---|
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
| PSD711S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
| PSD712S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
| PSD713S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可编程逻辑，4K位SRAM,27个可编程I/O,通用PLD有66个输入) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD705 | 制造商:PACELEADER 制造商全称:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD706 | 制造商:PACELEADER 制造商全称:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD711S5-15L | 制造商:WSI 功能描述: |
| PSD711S5-70L | 制造商:WSI 功能描述: |
| PSD712S5-15L | 制造商:WSI 功能描述: |
发布紧急采购，3分钟左右您将得到回复。