- 您现在的位置：买卖IC网 > PDF目录378075 > PSD813F3V-12 (意法半导体) Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V PDF资料下载
参数资料
| 型号： | PSD813F3V-12 |
| 厂商： | 意法半导体 |
| 英文描述： | Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V |
| 中文描述： | Flash在系统可编程（ISP）的周边8位MCU，5V的 |
| 文件页数： | 31/110页 |
| 文件大小： | 1685K |
| 代理商： | PSD813F3V-12 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页
31/110
PSD813F1
MEMORY SELECT SIGNALS
The main Flash (FSi), EEPROM (EESi), and
SRAM (RS0) memory select signals are all out-
puts of the DPLD. They are setup by entering
equations for them in PSDsoft Express. The fol-
lowing rules apply to the equations for the internal
chip select signals:
1.
Flash memory and EEPROM sector select
signals must not be larger than the physical
sector size.
2.
Any main Flash memory sector must not be
mapped in the same memory space as
another Flash sector.
3.
An EEPROM sector must not be mapped in
the same memory space as another EEPROM
sector.
4.
SRAM, I/O, and Peripheral I/O spaces must
not overlap.
5.
An EEPROM sector may overlap a main Flash
memory sector. In case of overlap, priority will
be given to the EEPROM.
6.
SRAM, I/O, and Peripheral I/O spaces may
overlap any other memory sector. Priority will
be given to the SRAM, I/O, or Peripheral I/O.
Example
FS0 is valid when the address is in the range of
8000h to BFFFh, EES0 is valid from 8000h to
9FFFh, and RS0 is valid from 8000h to 87FFh.
Any address in the range of RS0 will always ac-
cess the SRAM. Any address in the range of EES0
greater than 87FFh (and less than 9FFFh) will au-
tomatically address EEPROM segment 0. Any ad-
dress greater than 9FFFh will access the Flash
memory segment 0. You can see that half of the
Flash memory segment 0 and one-fourth of EE-
PROM segment 0 can not be accessed in this ex-
ample. Also note that an equation that defined FS1
to anywhere in the range of 8000h to BFFFh would
not be valid.
Figure
11
shows the priority levels for all memory
components. Any component on a higher level can
overlap and has priority over any component on a
lower level.
Components on the same level must not overlap.
Level one has the highest priority and level 3 has
the lowest.
Memory Select Configuration for MCUs with
Separate Program and Data Spaces
The 8031 and compatible family of microcontrol-
lers, which includes the 80C51, 80C151, 80C251,
80C51XA, and the C500 family, have separate ad-
dress spaces for code memory (selected using
PSEN) and data memory (selected using RD). Any
of the memories within the PSD can reside in ei-
ther space or both spaces. This is controlled
through manipulation of the VM register that re-
sides in the PSD
’
s CSIOP space.
The VM register is set using PSDsoft Express to
have an initial value. It can subsequently be
changed by the microcontroller so that memory
mapping can be changed on-the-fly. For example,
I may wish to have SRAM and Flash in Data
Space at boot, and EEPROM in Program Space at
boot, and later swap EEPROM and Flash. This is
easily done with the VM register by using PSDsoft
Express to configure it for boot up and having the
microcontroller change it when desired. Table
12
describes the VM Register.
Figure 11. Priority Level of Memory and I/O
Components
Table 12. VM Register
Level 1
SRAM, I/O, or
Peripheral I/O
Level 2
Secondary
EEPROM Memory
Highest Priority
Lowest Priority
Level 3
Flash Memory
AI09221
Bit 7
PIO_EN
Bit 6
Bit 5
Bit 4
FL_Data
Bit 3
EE_Data
Bit 2
FL_Code
Bit 1
EE_Code
Bit 0
SRAM_Code
0 = disable
PIO mode
not used
not used
0 = RD can
’
t
access
Flash
memory
0 = RD can
’
t
access EEPROM
0 = PSEN
can
’
t access
Flash
memory
0 = PSEN can
’
t
access EEPROM
0 = PSEN
can
’
t access
SRAM
1= enable
PIO mode
not used
not used
1 = RD
access
Flash
memory
1 = RD access
EEPROM
1 = PSEN
access
Flash
memory
1 = PSEN
access EEPROM
1 = PSEN
access
SRAM
相关PDF资料 |
PDF描述 |
|---|---|
| PSD8132V70JT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8132V90JT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V12JT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V12MIT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8133V12MT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD813F3V-12J | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F3V-12JI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F3V-12JIT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F3V-12JT | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F3V-12M | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
发布紧急采购，3分钟左右您将得到回复。