- 您现在的位置：买卖IC网 > PDF目录296938 > QL4058-0PQ208M (QUICKLOGIC CORP) FPGA, 1008 CLBS, 131328 GATES, PQFP208 PDF资料下载
参数资料
| 型号： | QL4058-0PQ208M |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MO-136, QFP-208 |
| 文件页数： | 41/45页 |
| 文件大小： | 1332K |
| 代理商： | QL4058-0PQ208M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
5
Electrical Specifications
AC Characteristics at V
CC = 3.3 V, TA = 25° C (K = 1.00)
To calculate delays, multiply the appropriate K factor from Table 12 by the numbers provided in Table 3
through Table 10.
Table 3: Logic Cell
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
tPD
Combinatorial Delaya
a. These limits are derived from a representative selection of the slowest paths through the QuickRAM logic cell including typical net
delays. Worst case delay values for specific paths should be determined from timing analysis of your particular design.
1.4
1.7
1.9
2.2
3.2
tSU
Setup Time
a
1.7
tH
Hold Time
0.0
tCLK
Clock to Q Delay
0.7
1.0
1.2
1.5
2.5
tCWHI
Clock High Time
1.2
tCWLO
Clock Low Time
1.2
tSET
Set Delay
1.0
1.3
1.5
1.8
2.8
tRESET
Reset Delay
0.8
1.1
1.3
1.6
2.6
tSW
Set Width
1.9
tRW
Reset Width
1.8
Table 4: RAM Cell Synchronous Write Timing
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
tSWA
WA Setup Time to WCLK
1.0
tHWA
WA Hold Time to WCLK
0.0
tSWD
WD Setup Time to WCLK
1.0
tHWD
WD Hold Time to WCLK
0.0
t
SWE
WE Setup Time to WCLK
1.0
t
HWE
WE Hold Time to WCLK
0.0
t
WCRD
WCLK to RD (WA=RA)a
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
5.0
5.3
5.6
5.9
7.1
相关PDF资料 |
PDF描述 |
|---|---|
| QL4058-2PQ208M | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| QL4058-3PQ208M | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| QL4058-4PQ208I | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| QL4058-4PQ208M | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
| QL4058-0PQ208C | FPGA, 1008 CLBS, 131328 GATES, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL4058-0PQ240C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| QL4058-0PQ240I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-0PQ240M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PB456C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PB456I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
发布紧急采购，3分钟左右您将得到回复。