- 您现在的位置：买卖IC网 > PDF目录361292 > QL6600PS672 ASIC PDF资料下载
参数资料
| 型号： | QL6600PS672 |
| 英文描述： | ASIC |
| 中文描述： | 专用集成电路 |
| 文件页数： | 3/13页 |
| 文件大小： | 165K |
| 代理商： | QL6600PS672 |
Eclipse
TM
Family Data Sheet
3
Eclipse Family Data Sheet
The Eclipse logic Supercell structure, Figure 2, is similar to the .35 mm QuickLogic logic cell with the
addition of a second register. Both registers share CLK, SET and RESET inputs. The second register has
a two-to-one multiplexer controlling its input. The register can be loaded from the NZ output or directly
from a dedicated input.
NOTE:
The input "PP" is not an "input" in the classical sense. It can only be tied high or low using default
links only and is used to select which path "NZ" or "PS" is used as an input to the register. All other inputs
can be connected not only to "tiehi" and "tielo" but to multiple routing channels as well.
The complete logic cell consists of two 6-input AND gates, four two-input AND gates, seven two-to-one
multiplexers and two D flip-flop with asynchronous SET and RESET controls. The cell has a fan-in of
30 (including register control lines) and fits a wide range of functions with up to 17 simultaneous inputs.
It has 6 outputs; 4 combinatorial and 2 registered. The high logic capacity and fan-in of the logic cell
accommodate many user functions with a single level of logic delay while other architectures require two
or more levels of delay.
QS
Figure 2: Eclipse SuperCell
Table 2: Performance Standards
Function
Description
Slowest Speed Grade
Fastest Speed Grade
Multiplexer
16:1
5 ns
2.8 ns
Parity Tree
24
6 ns
3.4 ns
36
6 ns
3.4 ns
Counter
16 bit
250 MHz
450 MHz
32 bit
250 MHz
450 MHz
FIFO
128 x 32
155 MHz
280 MHz
256 x 16
155 MHz
280 MHz
128 x 64
155 MHz
280 MHz
Clock to Out
4.5 ns
2.5 ns
System clock
200 MHz
400 MHz
A1
A2
A3
A4
A5
A6
OS
OP
B1
B2
C1
C2
MP
MS
D1
D2
E1
E2
NP
NS
F1
F2
F3
F4
F5
F6
PS
PP
QR
AZ
OZ
QZ
NZ
FZ
Q2Z
相关PDF资料 |
PDF描述 |
|---|---|
| QL6600PT280 | ASIC |
| QL6250 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM) |
| QL6600 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM) |
| QL6325 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM) |
| QL6500 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL67D6SA | 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:InGaAlP Laser Diode |
| QL67F6S-A | 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:LASER DIODE SPECIFICATIONS |
| QL67F6S-B | 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:LASER DIODE SPECIFICATIONS |
| QL67F6S-C | 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:LASER DIODE SPECIFICATIONS |
| QL68I6S-A | 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:OVERVIEW |
发布紧急采购，3分钟左右您将得到回复。