
R8C/2C Group, R8C/2D Group
Rev.2.00
Dec 05, 2007
REJ09B0339-0200
Figure 14.132 Registers TRDSR0 to TRDSR1 in Complementary PWM Mode
Timer RD Status Register i (i = 0 or 1)
Symbol
Address
After Reset
TRDSR0
TRDSR1
0143h
0153h
11100000b
11000000b
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3. Including w hen the BFji bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).
—
(b7-b6)
—
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
The w riting results are as follow s:
This bit is set to 0 w hen the read result is 1 and 0 is w ritten to the same bit.
This bit remains unchanged even if the read result is 0 and 0 is w ritten to the same bit (this bit remains
1 even if it is set to 1 from 0 after reading, and w riting 0).
This bit remains unchanged if 1 is w ritten to it.
RW
OVF
UDF
Underflow flag(1)
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the TRD1 register underflow s.
RW
Input capture/compare match flag C
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRCi
register(3).
Nothing is assigned to b5 in the TRDSR0 register. When w riting to b5, w rite 0. When reading, the content is 1.
IMFC
RW
Input capture/compare match flag D
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRDi
register(3).
Overflow flag
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the TRDi register overflow s.
RW
IMFB
RW
Input capture/compare match flag A
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRAi
register.
Input capture/compare match flag B
[Source for setting this bit to 0]
Write 0 after read(2).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRBi
register.
IMFA
b7 b6 b5 b4 b3 b2
IMFD
b1 b0