参数资料
型号: R5F364AMNFB
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件页数: 84/90页
文件大小: 1261K
代理商: R5F364AMNFB
Page 85 of 88
5. Electrical Characteristics
VCC1 = VCC2 = 3 V
Switching Characteristics
(VCC1 = VCC2 = 3 V, VSS = 0 V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)
5.3.4.3
In 2 or 3 Waits Setting, and When Accessing External Area and Using
Multiplexed Bus
Notes:
1.
Calculated according to the BCLK frequency as follows:
2.
Calculated according to the BCLK frequency as follows:
n is 2 for 2 waits setting, 3 for 3 waits setting.
3.
Calculated according to the BCLK frequency as follows:
4.
Calculated according to the BCLK frequency as follows:
5.
When using multiplexed bus, set f(BCLK) 12.5 MHz or less.
Table 5.56
Memory Expansion Mode and Microprocessor Mode (in 2 or 3 Waits Setting, and When
Accessing External Area and Using Multiplexed Bus) (5)
Symbol
Parameter
Measuring
Condition
Standard
Unit
Min.
Max.
td(BCLK-AD)
Address output delay time
See
50
ns
th(BCLK-AD)
Address output hold time (in relation to BCLK)
0ns
th(RD-AD)
Address output hold time (in relation to RD)
ns
th(WR-AD)
Address output hold time (in relation to WR)
ns
td(BCLK-CS)
Chip select output delay time
50
ns
th(BCLK-CS)
Chip select output hold time (in relation to BCLK)
0ns
th(RD-CS)
Chip select output hold time (in relation to RD)
ns
th(WR-CS)
Chip select output hold time (in relation to WR)
ns
td(BCLK-RD)
RD signal output delay time
40
ns
th(BCLK-RD)
RD signal output hold time
0ns
td(BCLK-WR)
WR signal output delay time
40
ns
th(BCLK-WR)
WR signal output hold time
0ns
td(BCLK-DB)
Data output delay time (in relation to BCLK)
50
ns
th(BCLK-DB)
Data output hold time (in relation to BCLK)
0ns
td(DB-WR)
Data output delay time (in relation to WR)
ns
th(WR-DB)
Data output hold time (in relation to WR)
ns
td(BCLK-HLDA)
HLDA output delay time
40
ns
td(BCLK-ALE)
ALE signal output delay time (in relation to BCLK)
25
ns
th(BCLK-ALE)
ALE signal output hold time (in relation to BCLK)
4ns
td(AD-ALE)
ALE signal output delay time (in relation to Address)
ns
th(AD-ALE)
ALE signal output hold time (in relation to Address)
ns
td(AD-RD)
RD signal output delay from the end of address
0ns
td(AD-WR)
WR signal output delay from the end of address
0ns
tdz(RD-AD)
Address output floating start time
8ns
0.5
10
9
×
f
BCLK
()
----------------------10 ns
[]
n
0.5
() 10
9
×
f
BCLK
()
------------------------------------50 ns
[]
0.5
10
9
×
f
BCLK
()
----------------------40 ns
[]
0.5
10
9
×
f
BCLK
()
----------------------15 ns
[]
相关PDF资料
PDF描述
R5F3651NNFC MICROCONTROLLER, PQFP128
R5F3650ENFA MICROCONTROLLER, PQFP100
R5F3650TDFB 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
R5F36506NFB MICROCONTROLLER, PQFP100
R5F3650TDFA MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
R5F364AMNFB#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-bit M16C CISC 528KB Flash 5V 100-Pin LQFP Tray 制造商:Renesas Electronics Corporation 功能描述:M16C64A 512/31KB -20 85C 100LQFP - Trays 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:MCU 16-bit M16C CISC 528KB Flash 5V 100-Pin LQFP Tray
R5F36506CDFA 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices
R5F36506CDFB 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices
R5F36506CDFB#V0 制造商:Renesas Electronics Corporation 功能描述:M16C/65C 144+8/12 100LQFP 14X14 -40 TO +85 - Trays
R5F36506CNFA 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:televisions, household appliances, office equipment, communication devices