参数资料
型号: RCPXA270C0C520
厂商: MARVELL SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 520 MHz, MICROPROCESSOR, PBGA356
封装: 13 X 13 MM, 1 MM HEIGHT, 0.50 MM PITCH, VFBGA-356
文件页数: 71/128页
文件大小: 1560K
代理商: RCPXA270C0C520
Electrical, Mechanical, and Thermal Specification
4-27
Intel PXA270 Processor
Pin Listing and Signal Definitions
4.3
Signal Types
Table 4-2. Pin Usage and Mapping Notes
Note
Description
[1]
GPIO reset/deep sleep operation: After any reset is asserted or if the PXA270 processor is in deep sleep mode, these
pins are configured as GPIO inputs by default. The input buffers for these pins are disabled to prevent current drain and
must be enabled prior to use by clearing the read disable hold bit, PSSR[RDH]. Until RDH is cleared, each pin is pulled
high (Pu-1), pulled low (Pd-0), or floated (Hi-Z).
[2]
Crystal oscillator pins: These pins connect the external crystals to the on-chip oscillators and are not affected by either
reset or sleep. For more information, see the “Clocks and Power” chapter in the Intel PXA27x Processor Family
Developer’s Manual.
[3]
GPIO sleep operation: During the transition into sleep mode, the configuration of these pins is determined by the
corresponding GPIO setting. This pin is not driven during sleep if the direction of the pin is selected to be an input. If the
direction of the pin is selected as an output, the value contained in the Power Manager GPIO Sleep-State register
(PGSR0/1/2/3) is driven out onto the pin and held while the PXA270 processor is in sleep mode.
Upon exit from sleep mode, GPIOs that are configured as outputs continue to hold the standby, sleep, or deep-sleep state
until software clears the peripheral control hold bit, PSSR[PH]. Software must clear this bit (by writing 0b1 to it) after the
peripherals have been fully configured, as described in Note[1], but before the process actually uses them.
GPIOs that are configured as inputs immediately after exiting sleep mode cannot be used until PSSR[RDH] is cleared.
[4]
Static memory control pins: During sleep mode, these pins can be programmed either to drive the value in the Power
Manager GPIO Sleep-State register (PGSR0/1/2/3) or to be placed in a Hi-Z (undriven) state. To select the Hi-Z state,
software must set PCFR[FS]. If FS is not set, these pins function as described in Note[3] during the transition to sleep
mode.
[5]
PCMCIA control pins: During sleep mode, these pins can be programmed either to drive the value in the Power Manager
GPIO Sleep-State register (PGSR0/1/2/3) or to be placed in a Hi-Z (undriven) state. To select the Hi-Z state, software
must set PCFR[FP]. If FP is not set, these pins function as described in Note[3] during the transition to sleep mode.
[6]
(reserved)
[7]
When the power manager overrides the GPIO alternate function, the Power Manager GPIO Sleep-State registers
(PGSR0/1/2/3) and the PSSR[RDH] bit are ignored. Pullup and pulldown are disabled immediately after the power
manager overrides the GPIO function.
[8]
Output functions during sleep mode
[9]
Pull-up always enabled
[10]
(reserved)
[11]
Pins do not function during sleep mode if the OS timer is active
[12]
Pins must be floated by software during sleep mode (floating does not happen automatically)
[13]
(reserved)
[14]
(reserved)
[15]
The pin is three-stateable (Hi-Z) based on the value of PCFR[FS]. There is no PGSR0/1/2/3 setting associated with the
pin because it is not a GPIO.
[16]
PWR_EN goes high during reset, between the assertion of the reset pin and the de-assertion of internal reset within the
PXA270 processor, after SYS_EN is driven high.
[17]
GPIOs 114 and115: The alternate function configuration of these pins is ignored when either PUCR[USIM114] or
PUCR[USIM115] bits are set. Setting these bits forces the USIM enable signal onto these GPIOs.
[18]
When software sets the OSCC[PIO_EN] or OSCC[TOUT_EN] bits, then any GPIO alternate function setting applied to
GPIO<9> or GPIO <10> is overridden with the CLK_PIO function on GPIO<9> and CLK_TOUT on GPIO<10>.
[19]
Refer to Table 4-4.
相关PDF资料
PDF描述
RV5C387A-F 0 TIMER(S), REAL TIME CLOCK, PDSO10
RX-4571LC REAL TIME CLOCK, PDSO12
RX-4571SA REAL TIME CLOCK, PDSO14
RX-4571SA 0 TIMER(S), REAL TIME CLOCK, PDSO14
RX-4574SG 0 TIMER(S), REAL TIME CLOCK, PDSO16
相关代理商/技术参数
参数描述
RCPXA270C0C520 859553 制造商:Intel 功能描述:MPU PXA270 520MHz 3V/3.3V 356-Pin VFBGA
RCPXA270C5C520 制造商:Intel 功能描述:MPU PXA270 520MHz 3V/3.3V 356-Pin VFBGA
RCQ50110S05 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:5V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):10A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:90% 功率(W) - 最大值:50W 标准包装:1
RCQ50110S12 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:12V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):4.17A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:91% 功率(W) - 最大值:50W 标准包装:1
RCQ50110S15 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:15V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):3.33A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:92% 功率(W) - 最大值:50W 标准包装:1