参数资料
型号: RD151TS3326ARPH0
元件分类: 时钟产生/分配
英文描述: 80 MHz, OTHER CLOCK GENERATOR, PDSO8
封装: 3.95 X 4.90 MM, 1.27 MM PITCH, PLASTIC, SOP-8
文件页数: 9/11页
文件大小: 103K
代理商: RD151TS3326ARPH0
RD151TS3316ARP, RD151TS3326ARP
Rev.1.00 May 11, 2006 page 5 of 8
Application Information
1. Recommended Circuit Configuration
The power supply circuit of the optimal performance on the application of a system should refer to Figure 2.
VDD decoupling is important to both reduce Jitter and EMI radiation.
The C1 decoupling capacitor should be placed as close to the VDD pin as possible, otherwise the increased trace
inductance will negate its decoupling capability.
8
1
7
SSCOUT
6
SEL
SSN
5
2
3
4
XIN
XOUT
R1
C1
C2
GND GND
GND
VDD
(Crystal or Reference input)
(Crystal or Not connection)
NC
Notes:
C1 = High frequency supply decoupling capacitor.
(0.1
F recommended)
C2 = Low frequency supply decoupling capacitor.
(22
F recommended)
R1 = Match value to line impedance.
Figure 2 Recommended circuit configuration
相关PDF资料
PDF描述
RD15LD74ANPT0 SPECIALTY LOGIC CIRCUIT, PDIP20
RD15LD74ATH0 SPECIALTY LOGIC CIRCUIT, PDSO20
RD74LVC125BTELL LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
RD74LVC126BTELL LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
RD74LVC16240BTEL LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48
相关代理商/技术参数
参数描述
RD151TS501US 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:PLL clock generator series
RD151TS501USE 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:PLL clock generator series
RD151TS502US 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:PLL clock generator series
RD151TS502USE 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:PLL clock generator series
RD-1524D 制造商:RECOM 制造商全称:Recom International Power 功能描述:2 Watt SIP7 & DIP14 Dual Output