- 您现在的位置：买卖IC网 > PDF目录297235 > RD74VT1G245CLE 74V SERIES, 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA6 PDF资料下载
参数资料
| 型号： | RD74VT1G245CLE |
| 元件分类： | 总线收发器 |
| 英文描述： | 74V SERIES, 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA6 |
| 封装： | 0.90 X 1.40 MM, 0.50 MM HEIGHT, FBGA-6 |
| 文件页数： | 6/16页 |
| 文件大小： | 3510K |
| 代理商： | RD74VT1G245CLE |
RD74VT1G245
Rev.2.00 Apr. 01, 2005 page 12 of 13
Application Information (Cont.)
Figure 2 shows the RD74VT1G245 used in a bidirectional logic level–shifting application. Since the RD74VT1G245
does not have an output enable (OE) pin, the system designer should take precautions to avoid bus contention between
SYSTEM–1 and SYSTEM–2 when changing directions.
6
1
5
4
2
3
SYSTEM–1
SYSTEM–2
Pullup/Down
or Bus–Hold*
DIR CTRL
I/O–1
I/O–2
VCC1
VCC2
Pullup/Down
or Bus–Hold*
VCC2
Notes:
Following is a sequence that illustrates data transmission from SYSTEM–1 to SYSTEM–2 and then from SYSTEM–2
to SYSTEM–1.
3
4
2
1
L
HI–Z
SYSTEM–2 is getting ready to send data to SYSTEM–1. I/O–1 and
I/O–2 are disabled. The bus–line state depends on Pull–up or Down.*
DIR bit is flipped. I/O–1 and I/O–2 are atill disabled. The bus–line
state depends on Pull–up or Down.*
H
IN
H
SYSTEM–1 data to SYSTEM–2
SYSTEM–2 data to SYSTEM–1
HI–Z
OUT
HI–Z
OUT
HI–Z
IN
L
I/O–2
DESCRIPTION
I/O–1
DIR CTRL
STATE
*: SYSTEM–1 and SYSTEM–2 must use same conditions, i.e., both pull–up or both pull–down.
Figure 2. Bidirectional Logic Level-Shifting Application
Calculate the enable times for the RD74VT1G245 using the following formulas:
1. tZH (DIR to A) = tLZ (DIR to B) + tPLH (B to A)
2. tZL (DIR to A) = tHZ (DIR to B) + tPHL (B to A)
3. tZH (DIR to B) = tLZ (DIR to A) + tPLH (A to B)
4. tZL (DIR to B) = tHZ (DIR to A) + tPHL (A to B)
In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until
an output is expected. For example, if the RD74VT1G245 initially is transmitting from A to B, then the DIR bit is
switched, the B port of the device must be disabled before presenting it with an input. After the B port has been
disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.
相关PDF资料 |
PDF描述 |
|---|---|
| RD74VT1G32CLE | 74V SERIES, 2-INPUT OR GATE, BGA6 |
| RD9S10GV30 | 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP |
| RD9S10GVL0 | 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP |
| RD9S10Z00 | 9 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP |
| RDC-19220-202T | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RD74VT1G32 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:2-input OR Gate / Dual Supply Voltage Translator |
| RD74VT1G32CLE | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:2-input OR Gate / Dual Supply Voltage Translator |
| RD74VT1G86 | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:2-input Exclusive-OR Gate / Dual Supply Voltage Translator |
| RD74VT1G86CLE | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:2-input Exclusive-OR Gate / Dual Supply Voltage Translator |
| RD-7505 | 制造商:Sherwood America 功能描述:7.1 Home Theater Receiver 制造商:SHERWOOD 功能描述:DWO RECEIVER 7.1 DUAL ZONE 80W X 7CH |
发布紧急采购，3分钟左右您将得到回复。