- 您现在的位置：买卖IC网 > PDF目录69321 > RJ80530GZ004512 (INTEL CORP) 32-BIT, 1066 MHz, MICROPROCESSOR, PBGA479 PDF资料下载
参数资料
| 型号： | RJ80530GZ004512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1066 MHz, MICROPROCESSOR, PBGA479 |
| 封装： | MICRO, FCBGA-479 |
| 文件页数： | 32/96页 |
| 文件大小： | 2018K |
| 代理商： | RJ80530GZ004512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
Electrical Specifications
R
38
Mobile Intel
Pentium III Processor-M Datasheet
Table 20. System Bus Clock AC Specifications (133 MHz, Single Ended)
1
Symbol
Parameter
Min
Max
Unit
Figure
Notes
System Bus Frequency
133
MHz
T1S
BCLK Period
7.5
7.65
ns
6
Note 2
T1Sabs
BCLK Period – Instantaneous
Minimum
7.25
Note 2
T2S
BCLK Period Stability
±250
ps
Notes 2, 3, 4
T3S
BCLK High Time
1.4
ns
6
at>2.0V
T4S
BCLK Low Time
1.4
ns
6
at<0.5V
T5S
BCLK Rise Time
0.4
1.6
ns
6
Note 5
T6S
BCLK Fall Time
0.4
1.6
ns
6
Note 5
NOTES:
1.
All AC timings for GTL+ and CMOS signals are referenced to the BCLK rising edge at 1.25 V.
2.
Period, jitter, skew and offset measured at 1.25 V.
3.
Not 100% tested. Specified by design/characterization.
4.
Measured on the rising edge of adjacent BCLKs at 1.25 V. The jitter present must be accounted for as a
component of BCLK skew between devices.
5.
Measured between 0.5 V and 2.0 V.
Table 21. System Bus Clock AC Specifications (100 MHz, Single Ended)
1
Symbol
Parameter
Min
Typ
Max
Unit
Figure
Notes
System Bus Frequency
100
MHz
T1S1
BCLK Period
10
ns
6
Note 2
T1S1abs BCLK Period – Instantaneous
Minimum
9.75
ns
Note 2
T2S1
BCLK Period Stability
±250
ps
Notes 2, 3, 4
T3S1
BCLK High Time
2.70
ns
6
at>2.0 V
T4S1
BCLK Low Time
2.45
ns
6
at<0.5 V
T5S1
BCLK Rise Time
0.4
1.6
ns
6
Note 5
T6S1
BCLK Fall Time
0.4
1.6
ns
6
Note 5
NOTES:
1.
All AC timings for AGTL and CMOS signals are referenced to the BCLK rising edge at 1.25 V.
2.
Period, jitter, skew and offset measured at 1.25 V.
3.
Not 100% tested. Specified by design/characterization.
4.
Measured on the rising edge of adjacent BCLKs at 1.25 V. The jitter present must be accounted for as a
component of BCLK skew between devices.
5.
Measured between 0.5 V and 2.0 V.
相关PDF资料 |
PDF描述 |
|---|---|
| RH80530GZ004512 | 32-BIT, 1066 MHz, MICROPROCESSOR, CPGA478 |
| RH80530GZ006512 | 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA478 |
| RJ80530GZ001512 | 32-BIT, 1000 MHz, MICROPROCESSOR, PBGA479 |
| RJ80530LZ001512 | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 |
| RH80530GZ012512 | 32-BIT, 1266 MHz, MICROPROCESSOR, CPGA478 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530GZ006512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RJ80530GZ009512 | 制造商:Rochester Electronics LLC 功能描述:MOBILE P3, 1.20GHZ, 512K OD, 1.4V, USFC-BGA - Bulk |
| RJ80530GZ009512S L5CT | 制造商:Intel 功能描述:MPU Pentium |
| RJ80530GZ009512S L6AK | 制造商:Intel 功能描述:MPU Pentium |
| RJ80530KZ001512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
发布紧急采购，3分钟左右您将得到回复。