- 您现在的位置：买卖IC网 > PDF目录69323 > RS5C321B-E1 (RICOH COMPANY LTD) 0 TIMER(S), REAL TIME CLOCK, PDSO8 PDF资料下载
参数资料
| 型号： | RS5C321B-E1 |
| 厂商： | RICOH COMPANY LTD |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封装： | 0.65 MM PITCH, SSOP-8 |
| 文件页数： | 14/33页 |
| 文件大小： | 286K |
| 代理商： | RS5C321B-E1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
RS5C321A/B
17
5. CE Pin
1) Switching the CE pin to the high level enables the SCLK/SCLK and SIO pins, allowing data to be serially read
from and written to the SIO pin in synchronization with shift clock pulses input from the SCLK/SCLK pin.
2) Switching the CE pin to the low level or opening disables the SCLK/SCLK and SIO pins, causing high imped-
ance and resetting the internal interfacing circuits such as the shift register. While data of the address register
and bank bit which have been written just before should be preserved.
3) The CE pin should be held at the low level or open state when no access is made to the RS5C321A/B.
The CE pin incorporates a pull-down resistor.
4) During system power-down (being back-up battery powered), the low-level input of the CE pin should be brought
as close as possible to the VSS level to minimize the loss of charge in the battery.
5) The CE pin should be held at the low level in order to be enable oscillator halt sensing. Holding the CE pin at
the high level, therefore, disables oscillator halt sensing, retaining the value of the XSTP (oscillator halt sensing)
bit which exists immediately before the CE pin is switched to the high level.
*) RS5C321A: SCLK
RS5C321B: SCLK
Considerations
When the power turns on from 0V, the CE pin should be set low or open once.
SCLK/SCLK
*
SIO
CE
Shift clock pulses
Address Data
Write Data
Read Data
Read control bit
Control bit
相关PDF资料 |
PDF描述 |
|---|---|
| RS5C321B-E2 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| RS5C372A-E2 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| RT6224K-125 | 64-BIT, 125 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-90 | 64-BIT, 90 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-55 | 64-BIT, 55 MHz, RISC PROCESSOR, XMA100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RS5C338A | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RS5C338A-E2 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RS5C348A | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
| RS5C348A-E2 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:Real-Time Clock |
| RS5C348B | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
发布紧急采购，3分钟左右您将得到回复。