- 您现在的位置：买卖IC网 > PDF目录192275 > S-1172B27-E6T1U 2.7 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 PDF资料下载
参数资料
| 型号： | S-1172B27-E6T1U |
| 元件分类： | 固定正电压单路输出LDO稳压器 |
| 英文描述： | 2.7 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 |
| 封装： | HALOGEN FREE AND LEAD FREE, HSOP-6 |
| 文件页数： | 34/34页 |
| 文件大小： | 478K |
| 代理商： | S-1172B27-E6T1U |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页
ProASIC3 DC and Switching Characteristics
2- 82
v1.3
Table 2-104 A3P600 Global Resource
Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V
Parameter
Description
–2
–1
Std.
–F
Units
Min.1 Max.2 Min.1 Max.2 Min.1 Max.2 Min.1 Max.2
tRCKL
Input LOW Delay for Global Clock
0.87 1.09 0.99 1.24 1.17 1.46 1.40 1.75
ns
tRCKH
Input HIGH Delay for Global Clock
0.861.11 0.981.271.151.491.381.79
ns
tRCKMPWH Minimum Pulse Width HIGH for Global Clock
ns
tRCKMPWL Minimum Pulse Width LOW for Global Clock
ns
tRCKSW
Maximum Skew for Global Clock
0.26
0.29
0.34
0.41
ns
FRMAX
Maximum Frequency for Global Clock
MHz
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential
element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element,
located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-105 A3P1000 Global Resource
Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V
Parameter
Description
–2
–1
Std.
–F
Units
Min.1 Max.2 Min.1 Max.2 Min.1 Max.2 Min.1 Max.2
tRCKL
Input LOW Delay for Global Clock
0.94 1.16 1.07 1.32 1.26 1.55 1.51 1.86
ns
tRCKH
Input HIGH Delay for Global Clock
0.931.19 1.061.351.241.591.491.91
ns
tRCKMPWH Minimum Pulse Width HIGH for Global Clock
ns
tRCKMPWL Minimum Pulse Width LOW for Global Clock
ns
tRCKSW
Maximum Skew for Global Clock
0.26
0.29
0.35
0.41
ns
FRMAX
Maximum Frequency for Global Clock
MHz
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential
element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element,
located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相关PDF资料 |
PDF描述 |
|---|---|
| S-1172B27-U5T1U | 2.7 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO5 |
| S-1172B29-E6T1U | 2.9 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 |
| S-1172B42-E6T1U | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO6 |
| S-1172B42-U5T1U | 4.2 V FIXED POSITIVE LDO REGULATOR, 0.1 V DROPOUT, PDSO5 |
| S-1200B47-I6T2G | 4.7 V FIXED POSITIVE LDO REGULATOR, 0.19 V DROPOUT, PDSO6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-1172B27-U5T1G | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B28-E6T1G | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B28-U5T1G | 功能描述:低压差稳压器 - LDO LINEAR LDO REG HI 70UA IQ 1000MA IOUT RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| S-1172B29-E6T1G | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
| S-1172B29-U5T1G | 制造商:SII 制造商全称:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT HIGH OUTPUT CURRENT CMOS VOLTAGE REGULATOR |
发布紧急采购，3分钟左右您将得到回复。