- 您现在的位置：买卖IC网 > PDF目录368612 > S5L986F02 (SAMSUNG SEMICONDUCTOR CO. LTD.) DIGITAL SIGNAL PROCESSOR FOR DISCMAN PDF资料下载
参数资料
| 型号： | S5L986F02 |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分类： | 数字信号处理 |
| 英文描述： | DIGITAL SIGNAL PROCESSOR FOR DISCMAN |
| 中文描述： | 数字信号处理器随身听 |
| 文件页数： | 18/35页 |
| 文件大小： | 474K |
| 代理商： | S5L986F02 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
S5L9286F02
DIGITAL SIGNAL PROCESSOR FOR DISCMAN
18
SUBCODE BLOCK
The subcode sync signals S0 and S1 are detected in the Subcode sync block. S1 is detected one frame after S0 is
detected. At this time, S0+S1 signal is output to the S0S1 pin, and when the S0S1 signal is high, the S0S1 signal is
output to the SDAT pin. Out of the data input into the EFMI pin, the 14-bit subcode data is EFM demodulated to 8-
bit (P, Q, R, S, T, U, V, W) subcode data, synchronized with the WBCK signal, and output to SDAT by the SBCK
clock. Out of the 8 subcode data, only Q data is stored in the 80 shift registers by the WBCK signal.
If the CRC result is error, low is output to the SQCK pin, and if not, high is output.
If the CNTL-Z registers CRCQ is high, the CRC result is output to the SQDT pin from when the S0 and S1 are high
to SQCKs negative edge. The subcode blocks timing diagram is as follows:
Timing Relation of SQCK, SQDT and S0S1 when SQEN = H
If subcode-Q datas CRCQ is high, the SQOK signal is output to SQDT according to the SQCK, and if CRCQ is low,
the SQOK signal is not output to SQDT.
Figure 5. Subcode-Q Timing Diagram
Timing Relation of SDAT and SBCK
SQCK
SQDT
(CRCK=1)
S0S1
SQOK
SQDT
(CRCK=0)
SQOK(n)
Q4
Q3
Q2
Q1
Q8
Q7
Q80
Q79
Q78
Q77
SQCK(n+1)
Q4
Q3
Q6
Q5
0
Q4
Q3
Q2
Q1
Q8
Q7
Q80
Q79
Q78
Q77
0
Q4
Q3
Q6
Q5
b
Q
R
S
T
U
V
W
C
1
2
3
4
5
6
7
8
a
WBCK
SBCK
SDAT
a) After PBFR goes negative edge, SBCK is set to L for about 10
μ
s.
b) If S0S1 is L, subcode P is output, and if S0S1 is high, S0S1 is output.
c) If there are more than 7 pulses input into the SBCK pin, the subcode data P, Q, R, S, T,
U, V, and W data are output repeatedly.
相关PDF资料 |
PDF描述 |
|---|---|
| S5N8943B | G.Lite ADSL Analog Front End IC |
| S5N8944B | G.Lite ADSL Transceiver for CO and CPE |
| S5N8947 | MCU for ADSL/Cable Modem |
| S5N8947X | MCU for ADSL/Cable Modem |
| S5N8950 | G.dmt ADSL Transceiver for CO and CPE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S-5LB | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:RF COILS |
| S-5LD3 | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:RF COILS |
| S-5LDN | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:RF COILS |
| S-5LE | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:RF COILS |
| S-5LEN | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:RF COILS |
发布紧急采购，3分钟左右您将得到回复。