- 您现在的位置：买卖IC网 > PDF目录98071 > S6A0078 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 PDF资料下载
参数资料
| 型号： | S6A0078 |
| 元件分类： | 显示控制器 |
| 英文描述： | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| 封装： | DIE-183 |
| 文件页数： | 17/68页 |
| 文件大小： | 328K |
| 代理商： | S6A0078 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
S6A0078
34COM/120SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD
24
Table 6. Instruction Set 1 (Continued)
Instruction
RE
Instruction Code
Description
Execu-
tion
Time
RS
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
(fosc =
270kHz)
Function
Set
0
1
DL
N
RE
(0)
DH
REV
Set interface data length
(DL = "1": 8-bit, DL = "0": 4-bit),
numbers of display line when
NW = "0", (N = "1": 2-line, N = "0":
1-line), extension register, RE
("0"), shift/scroll enable
DH = "1": display shift enable
DH = "0": dot scroll enable.
reverse bit
REV = "1": reverse display,
REV = "0": normal display.
39
s
1
0
1
DL
N
RE
(1)
BE
0
Set DL, N, RE ("1") and
CGRAM/SEGRAM blink enable
(BE)
BE = " 1/0": CGRAM/SEGRAM
blink enable/disable
39
s
Set
CGRAM
address
0
1
AC5 AC4 AC3 AC2 AC1 AC0
Set CGRAM address in address
counter.
39
s
Set
SEGRAM
address
1
0
1
X
AC3 AC2 AC1 AC0
Set SEGRAM address in address
counter.
39
s
Set
DDRAM
address
0
1
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set DDRAM address in address
counter.
39
s
Set scroll
quantity
1
0
1
X
SQ5
SQ4
SQ3
SQ2
SQ1
SQ0
Set the quantity of horizontal dot
scroll.
39
s
Read busy
flag and
address
X
0
1
BF
AC6 AC5 AC4 AC3 AC2 AC1 AC0
Can be known whether during
internal operation or not by
reading BF. The contents of
address counter can also be read.
BF = "1": busy state,
BF = "0": ready state.
0
s
Write data
X
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Write data into internal RAM
(DDRAM/CGRAM/SEGRAM).
43
s
Read data
X
1
D7
D6
D5
D4
D3
D2
D1
D0
Read data from internal RAM
(DDRAM/CGRAM/SEGRAM).
43
s
NOTES:
1.
When an MPU program with busy flag (DB7) checking is m ode, 1/2 fosc (is necessary) for executing the next instruction
by the "E" signal after the busy flag (DB7) goes to "Low"
2.
"X" don't care
相关PDF资料 |
PDF描述 |
|---|---|
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
| S80960SA-16 | 32-BIT, 16 MHz, RISC PROCESSOR, PQFP80 |
| S80960SB-10 | 32-BIT, 10 MHz, RISC PROCESSOR, PQFP80 |
| S80C186XL12 | 16-BIT, 12 MHz, MICROPROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S6A0079 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:34COM/120SEG DRIVER & CONTROLLER FOR DOT MATRIX LCD |
| S6A0090 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:64 SEG / 26 COM DRIVER & CONTROLLER FOR STN LCD |
| S6A0092 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:80 SEG / 26 COM DRIVER & CONTROLLER FOR STN LCD |
| S6A0093 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:80 SEG / 26 COM DRIVER & CONTROLLER FOR STN LCD |
| S6A0094 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:80 SEG / 34 COM DRIVER & CONTROLLER FOR STN LCD |
发布紧急采购，3分钟左右您将得到回复。