- 您现在的位置：买卖IC网 > PDF目录243484 > SAB-C505-2R16M (INFINEON TECHNOLOGIES AG) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | SAB-C505-2R16M |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | PLASTIC, MQFP-44 |
| 文件页数： | 33/88页 |
| 文件大小： | 1013K |
| 代理商： | SAB-C505-2R16M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
C505/C505C/C505A/C505CA
Data Sheet
35
12.00
CAN Controller (C505C and C505CA only)
The on-chip CAN controller, compliant to version 2.0B, is the functional heart which provides all
resources that are required to run the standard CAN protocol (11-bit identifiers) as well as the
extended CAN protocol (29-bit identifiers). It provides a sophisticated object layer to relieve the
CPU of as much overhead as possible when controlling many different message objects (up to 15).
This includes bus arbitration, resending of garbled messages, error handling, interrupt generation,
etc. In order to implement the physical layer, external components have to be connected to the
C505C/C505CA.
The internal bus interface connects the on-chip CAN controller to the internal bus of the
microcontroller. The registers and data locations of the CAN interface are mapped to a specific 256
byte wide address range of the external data memory area (F700H to F7FFH) and can be accessed
using MOVX instructions. Figure 15 shows a block diagram of the on-chip CAN controller.
The TX/RX Shift Register holds the destuffed bit stream from the bus line to allow the parallel
access to the whole data or remote frame for the acceptance match test and the parallel transfer of
the frame to and from the Intelligent Memory.
The Bit Stream Processor (BSP) is a sequencer controlling the sequential data stream between
the TX/RX Shift Register, the CRC Register, and the bus line. The BSP also controls the EML and
the parallel data stream between the TX/RX Shift Register and the Intelligent Memory such that the
processes of reception, arbitration, transmission, and error signalling are performed according to
the CAN protocol. Note that the automatic retransmission of messages which have been corrupted
by noise or other external error conditions on the bus line is handled by the BSP.
The Cyclic Redundancy Check Register (CRC) generates the Cyclic Redundancy Check code to
be transmitted after the data bytes and checks the CRC code of incoming messages. This is done
by dividing the data stream by the code generator polynomial.
The Error Management Logic (EML) is responsible for the fault confinement of the CAN device. Its
counters, the Receive Error Counter and the Transmit Error Counter, are incremented and
decremented by commands from the Bit Stream Processor. According to the values of the error
counters, the CAN controller is set into the states error active, error passive and busoff.
The Bit Timing Logic (BTL) monitors the busline input RXDC and handles the busline related bit
timing according to the CAN protocol. The BTL synchronizes on a recessive to dominant busline
transition at Start of Frame (hard synchronization) and on any further recessive to dominant busline
transition, if the CAN controller itself does not transmit a dominant bit (resynchronization). The BTL
also provides programmable time segments to compensate for the propagation delay time and for
phase shifts and to define the position of the Sample Point in the bit time. The programming of the
BTL depends on the baudrate and on external physical delay times.
The Intelligent Memory (CAM/RAM array) provides storage for up to 15 message objects of
maximum 8 data bytes length. Each of these objects has a unique identifier and its own set of
control and status bits. After the initial configuration, the Intelligent Memory can handle the
reception and transmission of data without further microcontroller actions.
相关PDF资料 |
PDF描述 |
|---|---|
| SAB-C505-2R20M | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| SAB-C515-RN | 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68 |
| S1C88862F0A0100 | MICROCONTROLLER, PQFP128 |
| STM8AF6146TDXXXX | MICROCONTROLLER, PQFP32 |
| STM32F105RBT7XXX | 32-BIT, FLASH, 72 MHz, RISC MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB-C505-2RM | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C505A-4EM | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C505A-4EM-BA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SAB-C505C-2RM | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C505CA-4EM | 制造商:Infineon Technologies 功能描述:Bulk |
发布紧急采购，3分钟左右您将得到回复。