- 您现在的位置：买卖IC网 > PDF目录271215 > SAB80C517-N-T40 (INFINEON TECHNOLOGIES AG) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC84 PDF资料下载
参数资料
| 型号： | SAB80C517-N-T40 |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC84 |
| 封装： | PLASTIC, LCC-84 |
| 文件页数： | 21/61页 |
| 文件大小： | 1054K |
| 代理商： | SAB80C517-N-T40 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
SAB 80C517/80C537
Semiconductor Group
27
Compare
In the compare mode, the 16-bit values stored in the dedicated compare registers are
compared to the contents of the timer 2 register or the compare timer register. If the count value
in the timer registers matches one of the stored values, an appropriate output signal is
generated and an interrupt is requested. Two compare modes are provided:
Mode 0:
Upon a match the output signal changes from low to high. It goes back to low level
when the timer overflows.
Mode 1:
The transition of the output signal can be determined by software. A timer overflow
signal doesn’t affect the compare-output.
Compare registers CM0 to CM7 use additional compare latches when operated in mode 0.
Figure 8 shows the function of these latches. The latches are implemented to prevent from loss
of compare matches which may occur when loading of the compare values is not correlated
with the timer count. The compare latches are automatically loaded from the compare registers
at every timer overflow.
Capture
This feature permits saving of the actual timer/counter contents into a selected register upon
an external event or a software write operation. Two modes are provided to latch the current
16-bit value of timer 2 registers into a dedicated capture register.
Mode 0:
Capture is performed in response to a transition at the corresponding port pins CC0
to CC3.
Mode 1:
Write operation into the low-order byte of the dedicated capture register causes the
timer 2 contents to be latched into this register.
Reload of Timer 2
A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the
8-bit registers CRCL and CRCH. There are two modes from which to select:
Mode 0:
Reload is caused by a timer overflow (auto-reload).
Mode 1:
Reload is caused in response to a negative transition at pin T2EX (P1.5), which also
can request an interrupt.
Timer/Counters 0 and 1
These timer/counters are fully compatible with timer/counter 0 or 1 of the SAB 8051 and can
operate in four modes:
Mode 0:
8-bit timer/counter with 32:1 prescaler
Mode 1:
16-bit timer/counter
Mode 2:
8-bit timer/counter with 8-bit auto reload
Mode 3:
Timer/counter 0 is configured as one 8-bit timer; timer/counter 1 in this mode holds
its count.
External inputs INT0 and INT1 can be programmed to function as a gate for timer/counters 0
and 1 to facilitate pulse width measurements.
相关PDF资料 |
PDF描述 |
|---|---|
| SAB80C517-M | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C505C-2RM | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44 |
| SAB-C504-2R24M | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| SAB-C504-2R40 | 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP44 |
| SAK-C167SR-LM | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB80C517-N-T40/85 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| SAB80C52 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:High-Performance 8-Bit Single Chip Microcontroller |
| SAB80C52-16-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:High-Performance 8-Bit Single Chip Microcontroller |
| SAB80C52-16-P | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:High-Performance 8-Bit Single Chip Microcontroller |
| SAB80C52-16-P-T40/85 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:High-Performance 8-Bit Single Chip Microcontroller |
发布紧急采购，3分钟左右您将得到回复。