参数资料
型号: SC16C852VIBS,551
厂商: NXP Semiconductors
文件页数: 19/55页
文件大小: 0K
描述: IC UART DUAL W/FIFO 48-HVQFN
产品培训模块: Stand-Alone UARTs
标准包装: 490
特点: 可编程
通道数: 2,DUART
FIFO's: 128 字节
规程: RS485
电源电压: 2.5V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘
供应商设备封装: 48-HVQFN EP(6x6)
包装: 托盘
其它名称: 568-4210
935283102551
SC16C852VIBS-S
SC16C852V
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 21 January 2011
26 of 55
NXP Semiconductors
SC16C852V
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
[1]
For 128-byte FIFO mode, refer to Section 7.16, Section 7.17, Section 7.18.
[2]
For 128-byte FIFO mode, refer to Section 7.15, Section 7.17, Section 7.18.
[1]
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see Section 6.4 “FIFO operation”.
[1]
When RXINTLVL or TXINTLVL or FLWCNTH or FLWCNTL contains any value other than 0x00, receive and
transmit trigger levels are set by RXINTLVL, TXINTLVL; see Section 6.4 “FIFO operation”.
3
(cont.)
Transmit operation in mode ‘1’: When the SC16C852V is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY signal will be a logic 1 when
the transmit FIFO is completely full, see Section 6.10 “DMA operation”. It will
be a logic 0 when the trigger level has been reached.
Receive operation in mode ‘1’: When the SC16C852V is in FIFO mode
(FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been reached,
or a Receive Time-Out has occurred, the RXRDY signal will go to a logic 0.
Once activated, it will go to a logic 1 after there are no more characters in the
FIFO.
2
FCR[2]
XMIT FIFO reset.
logic 0 = no FIFO transmit reset (normal default condition)
logic 1 = clears the contents of the transmit FIFO and resets the FIFO
counter logic. This bit will return to a logic 0 after clearing the FIFO.
1
FCR[1]
RCVR FIFO reset.
logic 0 = no FIFO receive reset (normal default condition)
logic 1 = clears the contents of the receive FIFO and resets the FIFO
counter logic. This bit will return to a logic 0 after clearing the FIFO.
0
FCR[0]
FIFO enable.
logic 0 = disable the transmit and receive FIFO (normal default condition)
logic 1 = enable the transmit and receive FIFO
Table 12.
RCVR trigger levels
FCR[7]
FCR[6]
RX FIFO trigger level in 32-byte FIFO mode[1]
0
8 bytes
0
1
16 bytes
1
0
24 bytes
1
28 bytes
Table 13.
TX FIFO trigger levels
FCR[5]
FCR[4]
TX FIFO trigger level in 32-byte FIFO mode[1]
0
16 bytes
0
1
8 bytes
1
0
24 bytes
1
30 bytes
Table 11.
FIFO Control Register bits description …continued
Bit
Symbol
Description
相关PDF资料
PDF描述
VE-B7R-IX-F4 CONVERTER MOD DC/DC 7.5V 75W
SC16C650BIBS,151 IC UART SINGLE W/FIFO 32-HVQFN
SC16C650BIA44,518 IC UART SINGLE W/FIFO 44-PLCC
ATMEGA325PV-10AUR MCU AVR 32K FLASH 10MHZ 64TQFP
SC16IS762IBS-T IC UART DUAL I2C/SPI 32-HVQFN
相关代理商/技术参数
参数描述
SC16C852VIBS-G 功能描述:UART 接口集成电路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C852VIBS-S 功能描述:UART 接口集成电路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C852VIET 功能描述:UART 接口集成电路 1.8V 2CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C852VIET,115 功能描述:UART 接口集成电路 1.8V 2CH UART 128B RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C852VIET,118 功能描述:UART 接口集成电路 UART 2-CH 128Byte FIFO 1.8V 36-Pin RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel