参数资料
| 型号： | SC28C94A1A,518 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 16/39页 |
| 文件大小： | 0K |
| 描述： | IC UART QUAD W/FIFO 52-PLCC |
| 产品培训模块： | Stand-Alone UARTs |
| 标准包装： | 1 |
| 特点： | 故障启动位检测 |
| 通道数： | 4，QUART |
| FIFO's： | 8 字节 |
| 电源电压： | 5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 52-LCC（J 形引线） |
| 供应商设备封装： | 52-PLCC（19.2x19.2） |
| 包装： | 标准包装 |
| 产品目录页面： | 828 (CN2011-ZH PDF) |
| 其它名称： | 568-1114-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
Philips Semiconductors
Product data sheet
SC28C94
Quad universal asynchronous receiver/transmitter (QUART)
2006 Aug 09
23
Registers of the Interrupt System
The CIR, and “Global” registers are updated with the IACKN signal
or from the “Update CIR” command at hex address 2A. These
registers are not updated when IRQN is asserted since there could
be a long time between the assertion of IRQN and the start of the
interrupt service routine. (See notes following this section).
Current Interrupt Register (CIR)
# Bytes
Type
Chan #
3
2
The Channel # field indicates which of the four UARTs has the
highest priority interrupt currently outstanding, while the Type field
indicates its source within the UART. The Type field is encoded as
follows:
000
No Interrupt
001
Change of State
x10
Transmit available
011
Receive available, no error
100
Receiver break change
101
Counter/Timer
111
Receive available, w/errors
With Type = x11, the # Bytes field indicates the count of received
bytes available for reading, while with Type = x10 it indicates the
number of bytes that can be written to the transmit FIFO.
The CIR is Read only at address 28H.
Global Interrupt Byte Count (GIBC)
00000
# Bytes
5
3
The GIBC is not an actual register but simply outputs the interrupting
UART’s transmit or receive byte counter value. The count, accurate
at the time IACKN asserts, is captured in the CIR. The high order 5
bits are read as ‘0’. The GIBC is read only at address 2AH.
Global RxFIFO (GRxFIFO)
Received Data
8
If a receiver is not the cause of the current interrupt, a read of the
Global RxFIFO will yield a byte containing all ones and NONE of the
UART channels’ receive FIFOs will be popped. (IMPORTANT)
The GRxFIFO is Read only at address 2BH.
Global TxFIFO (GTxFIFO)
Data to be Sent
8
If a transmitter is not the cause of the current interrupt, a write to the
Global TxFIFO has no effect.
The GTxFIFO is Write only at address 2BH.
Global Interrupting Channel (GICR)
000000
Chan #
6
2
Like the other Global pseudo-registers no hardware register exists.
The Channel number field of the Current Interrupt Register padded
with leading zeros is output as the GICR. The GICR is Read only at
address 29H.
C/Tab indicated by Channel code B 01
C/Tcd indicated by Channel code D 11
Interrupt Control (ICR)
Threshold
IVC
6
2
The Threshold Field is used by the interrupt comparator to
determine if a winning interrupt “bid” should result in interrupting the
host MPU. The threshold field resets to 00.
The IVC field controls what kind of vector the QUART returns to the
host MPU during an Interrupt Acknowledge cycle:
00
Output contents of Interrupt Vector Register
01
Output 6 MSBs of IVR and Channel number as 2 LSBs
10
Output 3 MSBs of IVR, Interrupt Type and Channel number
11
Disable generation of vector during IACK cycle.
Returns hex’FF during an IACKN cycle.
The IVC field reset to 00. The ICR is read/write at address 2CH.
Bidding Control Registers (BCRs)
Received Break
State Change
C/T
3
2
This register is a transparent latch. It must be set to ensure the
expected operation of the arbitration system. The 3 MSBs
determine the priority of Received Break Interrupts; they are reset to
000.
Bits 4:2 determine the priority of Change of Input State interrupts,
and are reset to 00.
BCR Counter/Timer bits reset to 00.
There is one BCR per UART channel; they can be read or written at
addresses 20-23H.
Interrupt Vector (IVR)
The 8 bits of the interrupt vector
Interrupt Vector (IVR-Modified)
Always Used
with IVC = 0x
w/IVC = 01 or 10
3
2
Holds the constant bits of the interrupt acknowledge vector. As
shown, the three MSBs are always used, while the less significant
bits can be replaced by the interrupt type code and/or Channel code
bits contained in the CIR. The IVR is write only at address 29H.
相关PDF资料 |
PDF描述 |
|---|---|
| SC16C754BIA68,518 | IC UART QUAD W/FIFO 68-PLCC |
| SC26C92C1N,602 | IC UART DUAL W/FIFO 40-DIP |
| SC28L91A1B,551 | IC UART SINGLE W/FIFO 44-PQFP |
| SC28L91A1B,528 | IC UART SINGLE W/FIFO 44PQFP |
| SC28L91A1A,529 | IC UART SINGLE W/FIFO 44-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC28C94A1AB | 制造商:PHILIPS-SEMI 功能描述: |
| SC28C94A1N | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC28C94A1N,112 | 功能描述:IC UART QUAD W/FIFO 48-DIP RoHS:是 类别:集成电路 (IC) >> 接口 - UART（通用异步接收器/发送器） 系列:- 标准包装:250 系列:- 特点:* 通道数:2，DUART FIFO's:16 字节 规程:RS232，RS485 电源电压:2.25 V ~ 5.5 V 带并行端口:- 带自动流量控制功能:是 带IrDA 编码器/解码器:是 带故障启动位检测功能:是 带调制解调器控制功能:是 带CMOS:是 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:托盘 其它名称:XR16L2551IM-F-ND |
| SC28L194 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad UART for 3.3V and 5V supply voltage |
| SC28L194A1A | 功能描述:UART 接口集成电路 3V-5V 4CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。