- 您现在的位置：买卖IC网 > PDF目录11820 > SC28L92A1BS,551 (NXP Semiconductors)IC UART DUAL W/FIFO 44PQFP PDF资料下载
参数资料
| 型号： | SC28L92A1BS,551 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 16/73页 |
| 文件大小： | 0K |
| 描述： | IC UART DUAL W/FIFO 44PQFP |
| 标准包装： | 490 |
| 系列： | IMPACT |
| 特点： | 故障启动位检测 |
| 通道数： | 2，DUART |
| FIFO's： | 16 字节 |
| 电源电压： | 3.3V，5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-HVQFN EP（6x6） |
| 包装： | 托盘 |
| 其它名称： | 935281063551 SC28L92A1BS-S SC28L92A1BS-S-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
23
2552K–AVR–04/11
ATmega329/3290/649/6490
the selected address If EEMWE is zero, setting EEWE will have no effect. When EEMWE has
been written to one by software, hardware clears the bit to zero after four clock cycles. See the
description of the EEWE bit for an EEPROM write procedure.
Bit 1 – EEWE: EEPROM Write Enable
The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address
and data are correctly set up, the EEWE bit must be written to one to write the value into the
EEPROM. The EEMWE bit must be written to one before a logical one is written to EEWE, oth-
erwise no EEPROM write takes place. The following procedure should be followed when writing
the EEPROM (the order of steps 3 and 4 is not essential):
1.
Wait until EEWE becomes zero.
2.
Wait until SPMEN in SPMCSR becomes zero.
3.
Write new EEPROM address to EEAR (optional).
4.
Write new EEPROM data to EEDR (optional).
5.
Write a logical one to the EEMWE bit while writing a zero to EEWE in EECR.
6.
Within four clock cycles after setting EEMWE, write a logical one to EEWE.
The EEPROM can not be programmed during a CPU write to the Flash memory. The software
must check that the Flash programming is completed before initiating a new EEPROM write.
Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the
Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See “Boot Loader
Support – Read-While-Write Self-Programming” on page 278 for details about Boot
programming.
Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the
EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is
interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the
interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared
during all the steps to avoid these problems.
When the write access time has elapsed, the EEWE bit is cleared by hardware. The user soft-
ware can poll this bit and wait for a zero before writing the next byte. When EEWE has been set,
the CPU is halted for two cycles before the next instruction is executed.
Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct
address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the
EEPROM read. The EEPROM read access takes one instruction, and the requested data is
available immediately. When the EEPROM is read, the CPU is halted for four cycles before the
next instruction is executed.
The user should poll the EEWE bit before starting the read operation. If a write operation is in
progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.
The calibrated Oscillator is used to time the EEPROM accesses. Table 7-1 lists the typical pro-
gramming time for EEPROM access from the CPU.
Table 7-1.
EEPROM Programming Time
Symbol
Number of Calibrated
RC Oscillator Cycles
Typical Programming Time
EEPROM write (from CPU)
27,072
3.4ms
相关PDF资料 |
PDF描述 |
|---|---|
| MS3116E14-15S | CONN PLUG 15POS STRAIGHT W/SCKT |
| SCC2692AE1N28,602 | IC DUART 28-DIP |
| SCC68692E1N40,602 | IC DUART 40DIP |
| SCC2692AE1N40,602 | IC DUART 40-DIP |
| SC16C654BIEC,551 | IC UART QUAD W/FIFO 64-LFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC28L92A1BS-F | 功能描述:UART 接口集成电路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC28L92A1BS-S | 功能描述:UART 接口集成电路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC28P-1GREEN | 制造商:Thomas & Betts 功能描述:ID TAG GREEN |
| SC28P-1RED | 制造商:Thomas & Betts 功能描述:ID TAG RED |
| SC28P-1YELLOW | 制造商:Thomas & Betts 功能描述:ID TAG YELLOW |
发布紧急采购，3分钟左右您将得到回复。