- 您现在的位置：买卖IC网 > PDF目录11823 > SCC68681E1A44,518 (NXP Semiconductors)IC DUART 44PLCC PDF资料下载
参数资料
| 型号： | SCC68681E1A44,518 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 28/29页 |
| 文件大小： | 0K |
| 描述： | IC DUART 44PLCC |
| 标准包装： | 500 |
| 特点： | 故障启动位检测 |
| 通道数： | 2，DUART |
| FIFO's： | 3 位 |
| 电源电压： | 5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC |
| 包装： | 带卷 (TR) |
| 其它名称： | 935274496518 SCC68681E1A44-T SCC68681E1A44-T-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页
Philips Semiconductors
Product data
SCC68681
Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
8
re-asserted (set to ‘0’) automatically. This feature can be used to
prevent an overrun, in the receiver, by connecting the RTSN output
to the CTSN input of the transmitting device.
Receiver Reset and Disable
Receiver disable stops the receiver immediately – data being
assembled if the receiver shift register is lost. Data and status in the
FIFO is preserved and may be read. A re-enable of the receiver after
a disable will cause the receiver to begin assembling characters at the
next start bit detected. A receiver reset will discard the present shift
register data, reset the receiver ready bit (RxRDY), clear the status of
the byte at the top of the FIFO and re-align the FIFO read/write
pointers. This has the appearance of ‘clearing or flushing’ the receiver
FIFO. In fact, the FIFO is NEVER cleared! The data in the FIFO
remains valid until overwritten by another received character. Because
of this, erroneous reading or extra reads of the receiver FIFO will
mis-align the FIFO pointers and result in the reading of previously
read data. A receiver reset will re-align the pointers.
Multidrop Mode
The DUART is equipped with a wake up mode for multidrop
applications. This mode is selected by programming bits MR1A[4:3] or
MR1B[4:3] to ‘11’ for Channels A and B, respectively. In this mode of
operation, a ‘master’ station transmits an address character followed by
data characters for the addressed ‘slave’ station. The slave stations, with
receivers that are normally disabled, examine the received data stream
and ‘wake up’ the CPU (by setting RxRDY) only upon receipt of an
address character. The CPU compares the received address to its
station address and enables the receiver if it wishes to receive the
subsequent data characters. Upon receipt of another address character,
the CPU may disable the receiver to initiate the process again.
A transmitted character consists of a start bit, the programmed
number of data bits, and Address/Data (A/D) bit, and the
programmed number of stop bits. The polarity of the transmitted A/D
bit is selected by the CPU by programming bit MR1A[2]/MR1B[2].
MR1A[2]/MR1B[2] = 0 transmits a zero in the A/D bit position, which
identifies the corresponding data bits as data while
MR1A[2]/MR1B[2] = 1 transmits a one in the A/D bit position, which
identifies the corresponding data bits as an address. The CPU
should program the mode register prior to loading the corresponding
data bits into the THR.
In this mode, the receiver continuously looks at the received data
stream, whether it is enabled or disabled. If disabled, it sets the
RxRDY status bit and loads the character into the RHR FIFO if the
received A/D bit is a one (address tag), but discards the received
character if the received A/D bit is a zero (data tag). If enabled, all
received characters are transferred to the CPU via the RHR. In
either case, the data bits are loaded into the data FIFO while the
A/D bit is loaded into the status FIFO position normally used for
parity error (SRA[5] or SRB[5]). Framing error, overrun error, and
break detect operate normally whether or not the receive is enabled.
PROGRAMMING
The operation of the DUART is programmed by writing control words
into the appropriate registers. Operational feedback is provided via
status registers which can be read by the CPU. The addressing of
the registers is described in Table 1.
The contents of certain control registers are initialized to zero on
RESETN. Care should be exercised if the contents of a register are
changed during operation, since certain changes may cause
operational problems.
For example, changing the number of bits per character while the
transmitter is active may cause the transmission of an incorrect
character. In general, the contents of the MR, the CSR, and the
OPCR should only be changed while the receiver(s) and
transmitter(s) are not enabled, and certain changes to the ACR
should only be made while the C/T is stopped.
Mode registers 1 and 2 of each channel are accessed via
independent auxiliary pointers. The pointer is set to MR1x by RESET
or by issuing a ‘reset pointer’ command via the corresponding
command register. Any read or write of the mode register while the
pointer is at MR1x, switches the pointer to MR2x. The pointer then
remains at MR2x, so that subsequent accesses are always to MR2x
unless the pointer is reset to MR1x as described above.
Mode, command, clock select, and status registers are duplicated
for each channel to provide total independent operation and control.
Refer to Table 2 for register bit descriptions.
Table 1.
SCC68681 Register Addressing
A4
A3
A2
A1
READ (R/WN = 1)
WRITE (R/WN = 0)
0
Mode Register A (MR1A, MR2A)
0
1
Status Register A (SRA)
Clock Select Register A (CSRA)
0
1
0
BRG Test
Command Register A (CRA)
0
1
Rx Holding Register A (RHRA)
Tx Holding Register A (THRA)
0
1
0
Input Port Change Register (IPCR)
Aux. Control Register (ACR)
0
1
0
1
Interrupt Status Register (ISR)
Interrupt Mask Register (IMR)
0
1
0
Counter/Timer Upper Value (CTU)
C/T Upper Preset Value (CRUR)
0
1
Counter/Timer Lower Value (CTL)
C/T Lower Preset Value (CTLR)
1
0
Mode Register B (MR1B, MR2B)
1
0
1
Status Register B (SRB)
Clock Select Register B (CSRB)
1
0
1
0
1
×/16× Test
Command Register B (CRB)
1
0
1
Rx Holding Register B (RHRB)
Tx Holding Register B (THRB)
1
0
Interrupt Vector Register (IVR)
1
0
1
Input Ports IP0 to IP6
Output Port Conf. Register (OPCR)
1
0
Start Counter Command
Set Output Port Bits Command
1
Stop Counter Command
Reset Output Port Bits Command
* See Table 6 for BRG Test frequencies in this data sheet, and
“Extended baud rates for SCN2681, SCN68681, SCC2691, SCC2692,
SCC68681 and SCC2698B” in application notes elsewhere in this publication
相关PDF资料 |
PDF描述 |
|---|---|
| SC28L91A1A,518 | IC UART SINGLE W/FIFO 44-PLCC |
| SCC68692E1A44,512 | IC DUART 44PLCC |
| SCC2691AE1A28,623 | IC UART SOT261-2 |
| VI-B4Z-IY | CONVERTER MOD DC/DC 2V 20W |
| VI-B4Z-IX | CONVERTER MOD DC/DC 2V 30W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCC68681E1A44-S | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN68681 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC68681E1A44-T | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN68681 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC68681E1N40 | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN68681 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC68681E1N40,112 | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN68681 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC68681E1N40112 | 制造商:NXP Semiconductors 功能描述:IC DUAL UART FIFO 115KBAUD 5.5V DIP40 |
发布紧急采购，3分钟左右您将得到回复。