- 您现在的位置：买卖IC网 > PDF目录69340 > SCF5249LAG120 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 PDF资料下载
参数资料
| 型号： | SCF5249LAG120 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| 封装： | LEAD FREE, QFP-144 |
| 文件页数： | 9/56页 |
| 文件大小： | 918K |
| 代理商： | SCF5249LAG120 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Signal Descriptions
SCF5249 Integrated ColdFire Microprocessor Data Sheet, Rev. 3
Freescale Semiconductor
17
8.2
GPIO
Many pins have a GPIO as first or second function. If GPIO is second function, following rules apply:
General purpose input is always active, regardless of state of pin.
General purpose output or primary output is determined by value written to GPIO function select
register.
Power-on reset function is not GPIO.
8.3
SCF5249 Bus Signals
These signals provide the external bus interface to the SCF5249.
8.3.1
Address Bus
The address bus provides the address of the byte or most significant byte of the word or longword
being transferred.The address lines also serve as the DRAM address pins, providing multiplexed
row and column address signals.
Bits 23 down to 1 and 25 of the address are available. A25 is intended to be used with 256 Mbit
DRAM’s. Signals are named:
A[23:1]
A[25]/GPO8
8.3.2
Read-Write Control
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and
a high is a read cycle.
8.3.3
Output Enable
The OE signal is intended to be connected to the output enable of asynchronous memories connected to
chip selects. During bus read cycles, the ColdFire processor will drive OE low.
8.3.4
Data Bus
The data bus (D[31:16]) is bi-directional and non-multiplexed. Data is registered by the SCF5249 on the
rising clock edge. The port width for each chip-select and DRAM bank are programmable. The data bus
uses a default configuration if none of the chip-selects or DRAM bank match the address decode. All 16
bits of the data bus are driven during writes, regardless of port width or operand size.
8.3.5
Transfer Acknowledge
The TA/GPIO20 pin is the transfer acknowledge signal.
相关PDF资料 |
PDF描述 |
|---|---|
| SCF5250CAG120 | 32-BIT, 120 MHz, MICROPROCESSOR, PQFP144 |
| SCN2651C1N28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP28 |
| SCN2661AC1A28-T | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28 |
| SCN2661AA1F28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP28 |
| SCN68661AC1N28 | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCF5249LPV120 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SCF5249VF140 | 功能描述:微处理器 - MPU AUDIO COLDFIRE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| SCF5249VM140 | 制造商:Freescale Semiconductor 功能描述:AUDIO COLDFIRE - Trays |
| SCF5250 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:SCF5250 Integrated ColdFire Microprocessor |
| SCF5250AG120 | 功能描述:微处理器 - MPU AMADEUS PLUS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。