- 您现在的位置：买卖IC网 > PDF目录192321 > SD-14531D2-202 (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PDIP36 PDF资料下载
参数资料
| 型号： | SD-14531D2-202 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 位置变换器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PDIP36 |
| 封装： | KOVER, DDIP-36 |
| 文件页数： | 6/16页 |
| 文件大小： | 272K |
| 代理商： | SD-14531D2-202 |
ProASIC3/E Flash Family FPGAs
2- 2
v2.1
Device Overview
The ProASIC3 device family consists of five distinct
programmable architectural features (Figure 2-2 and
Core Architecture
VersaTile
The proprietary ProASIC3 family architecture provides
granularity comparable to gate arrays. The ProASIC3
device core consists of a sea-of-VersaTiles architecture.
As illustrated in Figure 2-4 on page 2-4, there are four
inputs in a logic VersaTile cell, and each VersaTile can be
configured
using
the
appropriate
Flash
switch
connections:
Any 3-input logic function
Latch with clear or set
D-flip-flop with clear or set
Enable D-flip-flop with clear or set (on a fourth
input)
VersaTiles can flexibly map the logic and sequential gates
of a design. The inputs of the VersaTile can be inverted
(allowing bubble pushing), and the output of the tile can
connect to high-speed, very-long-line routing resources.
VersaTiles and larger functions can be connected with
any of the four levels of routing hierarchy.
When the VersaTile is used as an enable D-flip-flop,
SET/CLR is supported by a fourth input. The SET/CLR
signal can only be routed to this fourth input over the
VersaNet (global) network. However, if in the user’s
design the SET/CLR signal is not routed over the VersaNet
network, a compile warning message will be given and
the intended logic function will be implemented by two
VersaTiles instead of one.
The output of the VersaTile is F2 (Figure 2-4 on page 2-4)
when the connection is to the ultra-fast local lines, or YL
when the connection is to the efficient long-line or very-
long-line resources.
Note: *Not supported by A3P030.
Figure 2-2 ProASIC3 Device Architecture Overview with Two I/O Banks (A3P030, A3P060, A3P125)
RAM Block
4,608-Bit Dual-Port
SRAM or FIFO Block*
VersaTile
CCC
I/Os
ISP AES
Decryption*
User Nonvolatile
FlashROM
Charge Pumps
Bank 0
Bank
1
Bank
1
Bank
0
Bank
0
Bank 1
相关PDF资料 |
PDF描述 |
|---|---|
| SD-14531D3-205 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PDIP36 |
| SD-14531F1-204 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| SD-14531F2-202 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| SD-14531F3-204 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| SD-14531F1-802 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SD1455 | 功能描述:射频双极电源晶体管 NPN 25V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
| SD1456 | 功能描述:射频双极电源晶体管 NPN 28V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
| SD1457 | 功能描述:射频放大器 RF Bipolar Trans RoHS:否 制造商:Skyworks Solutions, Inc. 类型:Low Noise Amplifier 工作频率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 输出截获点:37.5 dBm 功率增益类型:32 dB 噪声系数:0.85 dB 工作电源电压:5 V 电源电流:125 mA 测试频率:2.6 GHz 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-16 封装:Reel |
| SD1458 | 功能描述:射频放大器 RF Bipolar Trans RoHS:否 制造商:Skyworks Solutions, Inc. 类型:Low Noise Amplifier 工作频率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 输出截获点:37.5 dBm 功率增益类型:32 dB 噪声系数:0.85 dB 工作电源电压:5 V 电源电流:125 mA 测试频率:2.6 GHz 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-16 封装:Reel |
| SD1459 | 功能描述:射频双极电源晶体管 NPN 28V 170-230MHz RoHS:否 制造商:M/A-COM Technology Solutions 配置:Single 直流集电极/Base Gain hfe Min:40 最大工作频率:30 MHz 集电极—发射极最大电压 VCEO:25 V 发射极 - 基极电压 VEBO:4 V 集电极连续电流:20 A 最大直流电集电极电流: 功率耗散:250 W 封装 / 箱体:Case 211-11 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。