参数资料
型号: SFCF8192H2BU2TO-I-QT-517-STD
厂商: Swissbit NA Inc
文件页数: 34/102页
文件大小: 0K
描述: FLASH SLC UDMA/MDMA/PIO 8GB
标准包装: 1
系列: C-440
存储容量: 8GB
存储器类型: CompactFlash?
其它名称: 1052-1092
Figure 13: Ultra DMA Data-In Burst Device Termination Timing
Notes: The definitions for the STOP, HDMARDY, and DSTROBE signal lines are no longer in effect after DMARQ and
DMACK are negated.
6.5.4.4.5 Host Terminating an Ultra DMA Data-In Burst
The host terminates an Ultra DMA Data-In burst by following the steps lettered below. The timing diagram is
shown in Figure 14: Ultra DMA Data-In Burst Host Termination Timing. The timing parameters are specified in
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
a) The host shall not initiate Ultra DMA burst termination until at least one data word of an Ultra DMA burst
has been transferred.
b) The host shall initiate Ultra DMA burst termination by negating – HDMARDY. The host shall continue to
negate – HDMARDY until the Ultra DMA burst is terminated.
c) The device shall stop generating DSTROBE edges within t RFS of the host negating – HDMARDY
d) If the host negates – HDMARDY within t SR after the device has generated a DSTROBE edge, then the host
shall be prepared to receive zero or one additional data words. If the host negates HDMARDYgreater than
t SR after the device has generated a DSTROBE edge, then the host shall be prepared to receive zero, one or
two additional data words. The additional data words are a result of cable round trip delay and t RFS
timing for the device.
e) The host shall assert STOP no sooner than t RP after negating – HDMARDY. The host shall not negate STOP
again until after the Ultra DMA burst is terminated.
f)
The device shall negate DMARQ within t LI after the host has asserted STOP. The device shall not assert
DMARQ again until after the Ultra DMA burst is terminated.
g) If DSTROBE is negated, the device shall assert DSTROBE within t LI after the host has asserted STOP. No data
shall be transferred during this assertion. The host shall ignore this transition on DSTROBE. DSTROBE shall
remain asserted until the Ultra DMA burst is terminated.
h) The device shall release D[15:0] no later than t AZ after negating DMARQ.
i) The host shall drive DD D[15:0] no sooner than t ZAH after the device has negated DMARQ. For this step, the
host may first drive D[15:0] with the result of its CRC calculation (see 6.5.4.5 ).
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
C-440_data_sheet_CF-HxBU_Rev100.doc
Page 34 of 102
相关PDF资料
PDF描述
RE46C180S16F IC ION SMOKE DETECT ASIC 16SOIC
MLEAWT-A1-0000-0002A8 LED XLAMP ML-E WHITE SMD
MLEAWT-A1-0000-0002A7 LED XLAMP ML-E WHITE SMD
VERSAFIT-KIT-6-0 KIT HEATSHRNK 6 EA 6" 24PCS BLK
MLEAWT-A1-0000-000350 LED XLAMP ML-E WHITE SMD
相关代理商/技术参数
参数描述
SFCF8192H2BU2TO-I-QT-527-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H4BK4SA-C-QT-553 制造商:Swissbit 功能描述:
SFCF8192H4BK4SA-C-QT-553-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH
SFCF8192H4BK4SA-I-QT-553 制造商:Swissbit 功能描述:
SFCF8192H4BK4SA-I-QT-553-SMA 功能描述:FLASH SLC UDMA/MDMA/PIO 8G RoHS:是 类别:存储卡,模块 >> 存储器,PC 卡 系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?