- 您现在的位置：买卖IC网 > PDF目录10996 > SI3210-GT (Silicon Laboratories Inc)IC SLIC/CODEC PROG 38TSSOP PDF资料下载
参数资料
| 型号： | SI3210-GT |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 97/148页 |
| 文件大小： | 0K |
| 描述： | IC SLIC/CODEC PROG 38TSSOP |
| 标准包装： | 50 |
| 系列： | ProSLIC® |
| 功能： | 用户线路接口概念（SLIC），CODEC |
| 接口： | PCM，SPI |
| 电路数： | 1 |
| 电源电压： | 3.3V，5V |
| 电流 - 电源： | 88mA |
| 功率（瓦特）： | 700mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 38-TFSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 38-TSSOP |
| 包装： | 管件 |
| 包括： | BORSCHT 功能，DTMF 生成和解码，FSK 生成，脉冲测量生成，语音回送测试模式 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页当前第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页
Si3210/Si3211
52
Rev. 1.61
Not
Recommended
fo
r N
ew
D
esi
gn
s
path and ends with an analog signal at the output of
the receive path.
An additional analog loopback (ALM1) takes the
digital stream at the output of the A/D converter and
feeds it back to the D/A converter. (See Figure 25.)
The signal path starts with the analog signal at the
input of the transmit path and ends with an analog
signal at the output of the receive path. This
loopback option allows testing of the analog signal
processing circuitry of the Si3210 to be carried out
completely independently of any activity in the DSP.
The full digital loopback tests almost all the circuitry
of both the transmit and receive paths. The analog
signal at the output of the receive path are fed back
to the input of the transmit path by way of the hybrid
filter path. (See Figure 25.) The signal path starts
with 8-bit PCM data input to the receive path and
ends with 8-bit PCM data at the output of the
transmit path. The user can bypass the companding
process and interface directly to the 16-bit data.
An additional digital loopback (DLM) takes the digital
stream at the input of the D/A converter in the
receive path and feeds it back to the transmit A/D
digital filter. The signal path starts with 8-bit PCM
data input to the receive path and ends with 8-bit
PCM data at the output of the transmit path. This
loopback option allows the testing of the digital
signal processing circuitry of the Si3210 to be carried
out completely independently of any analog signal
processing activity. The user can bypass the
companding process and interface directly to the 16-
bit data.
2.8. Two-Wire Impedance Matching
The ProSLIC provides on-chip, programmable, two-wire
impedance settings to meet a wide variety of worldwide
two-wire
return
loss
requirements.
The
two-wire
impedance is programmed by loading one of the eight
available impedance values into the TISS[2:0] bits of the
Two-Wire Impedance Synthesis Control register (direct
Register 10). If direct Register 10 is not user-defined,
the default setting of 600
will be loaded into the TISS
register.
Real and complex two-wire impedances are realized by
internal feedback of a programmable amplifier (RAC), a
switched
capacitor
network
(XAC),
and
a
creates the real portion, and XAC creates the imaginary
portion of Gm’s input. Gm then creates a current that
models the desired impedance value to the subscriber
loop. The differential ac current is fed to the subscriber
loop via the ITIPP and IRINGP pins through an off-chip
current buffer, IBUF, which is implemented using
transistors Q1 and Q2 (see Figure 13 on page 24). Gm
is referenced to an off-chip resistor (R15).
The ProSLIC also provides a means of compensating
for degraded subscriber loop conditions involving
excessive line capacitance (leakage). The CLC[1:0] bits
of direct Register 10 increase the ac signal magnitude
to compensate for the additional loss at the high end of
the audio frequency range. The default setting of
CLC[2:0] assumes no line capacitance.
Silicon revisions C and higher support the option to
remove
the
internal
reference
resistor
used
to
synthesize ac impedances for 600 + 2.16 F and
900 + 2.16 F settings so that an external resistor
reference may be used. This option is enabled by
setting ZSEXT = 1 (direct Register 108, bit 4).
2.9. Clock Generation
The ProSLIC will generate the necessary internal clock
frequencies from the PCLK input. PCLK must be
synchronous to the 8 kHz FSYNC clock and run at one
of the following rates: 256 kHz, 512 kHz, 768 kHz,
1.024 MHz, 1.536 MHz, 2.048 MHz, 4.096 MHz or
8.192 MHz. (Note that 768 kHz and 1.536 MHz are not
valid rates for GCI mode.) The ratio of the PCLK rate to
the FSYNC rate is determined via a counter clocked by
PCLK. The three-bit ratio information is automatically
transferred
into
an
internal
register,
PLL_MULT,
following a reset of the ProSLIC. The PLL_MULT is
used to control the internal PLL, which multiplies PCLK
as needed to generate the 16.384 MHz rate needed to
run the internal filters and other circuitry.
The PLL clock synthesizer settles very quickly following
powerup. However, the settling time depends on the
PCLK frequency, and it can be approximated by the
following equation:
2.10. Interrupt Logic
The ProSLIC is capable of generating interrupts for the
following events:
Loop current/ring ground detected
Ring trip detected
Power alarm
DTMF digit detected
Active timer 1 expired
Inactive timer 1 expired
Active timer 2 expired
Inactive timer 2 expired
Ringing active timer expired
Ringing inactive timer expired
T
SETTLE
64
F
PCLK
-----------------
=
相关PDF资料 |
PDF描述 |
|---|---|
| VI-2NP-IY-B1 | CONVERTER MOD DC/DC 13.8V 50W |
| VI-BNK-IY-B1 | CONVERTER MOD DC/DC 40V 50W |
| VI-BNJ-IY-B1 | CONVERTER MOD DC/DC 36V 50W |
| VI-BN4-IY-B1 | CONVERTER MOD DC/DC 48V 50W |
| VI-BN2-IY-B1 | CONVERTER MOD DC/DC 15V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI3210-GTR | 功能描述:电信线路管理 IC Single-CH SLIC/Codec dc-dc RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3210-KT | 功能描述:电信线路管理 IC Single Channel SLIC /CODEC w/DTMF RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3210-KTR | 功能描述:电信线路管理 IC Sgl Ch SLIC/Codec w/ DTMF Decoder RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3210M-BT | 功能描述:电信线路管理 IC RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3210M-BTR | 功能描述:射频无线杂项 Sgl Ch SLIC/Codec w/ MOSFET Decoder RoHS:否 制造商:Texas Instruments 工作频率:112 kHz to 205 kHz 电源电压-最大:3.6 V 电源电压-最小:3 V 电源电流:8 mA 最大功率耗散: 工作温度范围:- 40 C to + 110 C 封装 / 箱体:VQFN-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。