- 您现在的位置：买卖IC网 > PDF目录15834 > SI3220PPTX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF资料下载
参数资料
| 型号： | SI3220PPTX-EVB |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 17/112页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 标准包装： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模拟前端（AFE） |
| 已用 IC / 零件： | Si3220 |
| 已供物品： | 板，CD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
Si3220/25 Si3200/02
12
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
Noise Performance
Idle Channel Noise6
C-Message weighted
—
12
15
dBrnC
Psophometric weighted
—
–78
–75
dBmP
3 kHz flat
—
18
dBrn
PSRR from VDD1 – VDD4
RX and TX, dc to 3.4 kHz
40
—
dB
PSRR from VBAT
RX and TX, dc to 3.4 kHz
60
—
dB
Longitudinal Performance
Longitudinal to Metallic/PCM
Balance (forward or reverse)
200Hz to 1kHz
58
70
—
dB
1kHz to 3.4kHz
53
58
—
dB
Metallic/PCM to Longitudinal
Balance
200 Hz to 3.4 kHz
40
—
dB
Longitudinal Impedance7
200 Hz to 3.4 kHz at TIP or RING
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
50
25
20
—
Longitudinal Current per Pin7
Active off-hook
200Hz to 3.4kHz
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
4
8
10
—
mA
Table 5. AC Characteristics (Continued)
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
complete range. See "3.25. Audio Path Processing" on page 70.
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相关PDF资料 |
PDF描述 |
|---|---|
| MCP120-460GI/TO | IC SUPERVISOR ACTIVE LOW TO-92 |
| MCP120-450HI/TO | IC SUPERVISOR ACTIVE LOW TO-92 |
| MAX6439UTFIVD3+T | IC BATTERY MON SNGL SOT23-6 |
| MCP120-450GI/TO | IC SUPERVISOR ACTIVE LOW TO-92 |
| 1838249-1 | CONN MALE M12 3POS R/A 2M CABLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI3220-X-FQ | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3220-X-GQ | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225 | 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| Si3225-BQ | 功能描述:电信线路管理 IC DUAL CH SLIC CODEC RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| SI3225DC0-EVB | 功能描述:子卡和OEM板 Si3225 Daughter Card RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。