参数资料
型号: SI3225PPT0-EVB
厂商: Silicon Laboratories Inc
文件页数: 17/112页
文件大小: 0K
描述: BOARD EVAL W/SI3200 INTERFACE
标准包装: 1
系列: ProSLIC®
类型: ADC + DAC,编码解码器,前端
适用于相关产品: Si3225
所含物品: 评估板和光盘
Si3220/25 Si3200/02
12
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
Noise Performance
Idle Channel Noise6
C-Message weighted
12
15
dBrnC
Psophometric weighted
–78
–75
dBmP
3 kHz flat
18
dBrn
PSRR from VDD1 – VDD4
RX and TX, dc to 3.4 kHz
40
dB
PSRR from VBAT
RX and TX, dc to 3.4 kHz
60
dB
Longitudinal Performance
Longitudinal to Metallic/PCM
Balance (forward or reverse)
200Hz to 1kHz
58
70
dB
1kHz to 3.4kHz
53
58
dB
Metallic/PCM to Longitudinal
Balance
200 Hz to 3.4 kHz
40
dB
Longitudinal Impedance7
200 Hz to 3.4 kHz at TIP or RING
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
50
25
20
Longitudinal Current per Pin7
Active off-hook
200Hz to 3.4kHz
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
4
8
10
mA
Table 5. AC Characteristics (Continued)
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
complete range. See "3.25. Audio Path Processing" on page 70.
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相关PDF资料
PDF描述
MCP120-315GI/TO IC SUPERVISOR ACTIVE LOW TO-92
MAX6439UTFJYD3+T IC BATTERY MON SNGL SOT23-6
LHL13TB221K INDUCTOR 220UH 1.3A RADIAL
1838240-1 CONN MALE M12 3POS STR 2M CABLE
MCP120-300HI/TO IC SUPERVISOR ACTIVE LOW TO-92
相关代理商/技术参数
参数描述
SI3225PPT-EVB 制造商:SILABS 制造商全称:SILABS 功能描述:EVALUATION BOARD FOR THE Si3225 DUAL PROSLIC
SI3225PPTX-EVB 功能描述:音频 IC 开发工具 Si3225 Eval Board RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
SI3225-X-FQ 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225-X-GQ 制造商:SILABS 制造商全称:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3226 制造商:SILABS 制造商全称:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller