参数资料
型号: SI5013-D-GM
厂商: Silicon Laboratories Inc
文件页数: 6/26页
文件大小: 0K
描述: IC CLOCK/DATA RECOVERY 28MLP
标准包装: 60
系列: DSPLL®
类型: 时钟和数据恢复(CDR)
PLL:
主要目的: SONET/SDH,ATM 应用
输入: 时钟
输出: CML
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
频率 - 最大: 675MHz
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-VFQFN 裸露焊盘
供应商设备封装: 28-MLP-EP(5x5)
包装: 管件
其它名称: 336-1277
Si5013
14
Rev. 1.6
LOS signal hysteresis for the Si5013 CDR. The value of
R1 may be chosen to provide a range of hysteresis from
3 to 8 dB where a nominal value of 800
Ω adjusts the
hysteresis level to approximately 6 dB. Use a value of
500
Ω or 1000 Ω for R1 to provide 3 dB or 8 dB of
hysteresis, respectively.
Hysteresis is defined as the ratio of the LOS deassert
level (LOSD) and the LOS assert level (LOSA). The
hysteresis in decibels is calculated as 20log(LOSD/
LOSA).
4.9. Bit Error Rate (BER) Detection
The Si5013 uses a proprietary Silicon Laboratories
algorithm to generate a bit-error-rate (BER) alarm on
the BER_ALM pin if the observed BER is greater than a
user programmable threshold. Bit error detection relies
on the input data edge timing; edges occurring outside
of the expected event window are counted as bit errors.
The BER threshold is programmed by applying a
voltage to the BER_LVL pin between 500 mV and
2.25 V corresponding to a BER of approximately 10–10
and
10–6,
respectively.
The
voltage
present
on
BER_LVL maps to the BER as follows: log10(BER) = (4
x BER_LVL) – 13. (BER_LVL is in volts; BER is in bits
per second.).
4.10. Data Slicing Level
The Si5013 provides the ability to externally adjust the
slicing level for applications that require bit error rate
(BER) optimization. Adjustments in slicing level of
±15 mV (typical, relative to the internally set input
common mode voltage) are supported. The slicing level
is set by applying a voltage between 0.75 and 2.25 V to
the SLICE_LVL input. See Figure 8 for the operation
levels of the slice circuit.
When SLICE_LVL is driven below 500 mV, the slicing
level adjustment is disabled, and the slicing level is set
to the cross-point of the differential input signal.
Note: The slice circuit is designed to only work with pseudo-
random, dc-balanced data.
4.11. PLL Performance
The PLL implementation used in the Si5013 is fully
compliant with the jitter specifications proposed for
SONET/SDH equipment by Bellcore GR-253-CORE,
Issue 3, September 2000 and ITU-T G.958.
4.11.1. Jitter Tolerance
The Si5013’s tolerance to input jitter exceeds that of the
Bellcore/ITU mask shown in Figure 8. This mask
defines the level of peak-to-peak sinusoid jitter that
must be tolerated when applied to the differential data
input of the device.
Figure 8. OC-12 and OC-3 Slice Specification
-25
-20
-15
-10
-5
0
5
10
15
20
25
0.00
0.25
0.50
0.75
1.00
1.25
1.50
1.75
2.00
2.25
N
o
tS
p
ecif
ie
d
S
lic
e
D
is
a
bl
ed
10 mV
Note: SLICE is a continuous curve. This chart shows
the range of results from part-to-part.
Upper Limit
Lower Limit
Typical
相关PDF资料
PDF描述
SI5017-D-GM IC CLOCK/DATA RECOVERY 28MLP
SI5018-B-GM IC CLOCK/DATA RECOVERY 20-QFN
SI5020-B-GM IC CLK DATA REC SONET/SDH 20-QFN
SI5023-D-GM IC CLOCK/DATA RECVRY W/AMP 28MLP
SI52142-A01AGM IC CLK GENERATOR 200MHZ 24QFN
相关代理商/技术参数
参数描述
SI5013-D-GMR 功能描述:时钟发生器及支持产品 OC-3/12 STM-1/4 Sonet/SDH CDR RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5013-EVB 功能描述:时钟和定时器开发工具 SNT/SDH OC3/12 STM1/ w/limit amp 3.3V RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
SI5013-X-GM 制造商:未知厂家 制造商全称:未知厂家 功能描述:OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI-50141-F 功能描述:CONN MAGJACK 1PT 10/100BTX G/Y RoHS:是 类别:连接器,互连式 >> 模块 - 带磁性元件的插座 系列:MagJack® ST SI-50000 标准包装:63 系列:Mag45 连接器类型:RJ45 端口数:1 行数:1 安装类型:面板安装,通孔,直角 速度:10/100 Base-T 板上方高度:0.555"(14.10mm) LED 颜色:绿 - 绿 每一插座芯体的数目:5 屏蔽:屏蔽 翼片方向:上 特点:板锁 包装:托盘
SI-50142 制造商:BEL 制造商全称:Bel Fuse Inc. 功能描述:SI-50142