参数资料
型号: SI5321-G-BC
厂商: Silicon Laboratories Inc
文件页数: 5/34页
文件大小: 0K
描述: IC PREC CLOCK MULTIPLIER 63CBGA
标准包装: 260
系列: DSPLL®
类型: 时钟乘法器
PLL:
输入: LVTTL
输出: CML
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 是/是
频率 - 最大: 2.8GHz
除法器/乘法器: 是/是
电源电压: 3.135 V ~ 3.465 V
工作温度: -20°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 63-CBGA
供应商设备封装: 63-CBGA(9x9)
包装: 托盘
其它名称: 336-1274
Si5321
Rev. 2.5
13
Wander/Jitter at 6400 Hz Bandwidth
(BWSEL[1:0] = 11 and BWBOOST = 0; FXDDELAY = 1)
Jitter Tolerance (see Figure 7)
JTOL(PP)
f= 64 Hz
1000
—ns
f= 640Hz
100
—ns
f = 6400 Hz
10
—ns
CLKOUT RMS Jitter Generation
FEC[2:0] = 000
JGEN(RMS)
12 kHz to 20 MHz
1.0
1.3
ps
50 kHz to 80 MHz
0.4
.55
ps
CLKOUT RMS Jitter Generation
FEC[2:0] = 001, 010, 100,101, 110, 111
JGEN(RMS)
12 kHz to 20 MHz
1.0
1.5
ps
50 kHz to 80 MHz
.45
0.7
ps
CLKOUT Peak-Peak Jitter Generation
FEC[2:0] = 000
JGEN(PP)
12 kHz to 20 MHz
9.3
13.0
ps
50 kHz to 80 MHz
4.1
6.0
ps
CLKOUT Peak-Peak Jitter Generation
FEC[2:0] = 001, 010, 100,101, 110, 111
JGEN(PP)
12 kHz to 20 MHz
8.0
20.0
ps
50 kHz to 80 MHz
4.0
7.5
ps
Jitter Transfer Bandwidth (see Figure 6)
FBW
BW = 6400 Hz
6400
—Hz
Wander/Jitter Transfer Peaking
JP
< 6400 Hz
0.05
0.1
dB
Wander/Jitter at 12800 Hz Bandwidth
(BWSEL[1:0] = 11 and BWBOOST = 1; FXDDELAY = 1)
Jitter Tolerance (see Figure 7)
f = 128 Hz
500
ns
f = 1280 Hz
50
ns
f = 12800 Hz
5
ns
CLKOUT RMS Jitter Generation
FEC[2:0] = 000
JGEN(RMS)
12 kHz to 20 MHz
.85
1.2
ps
50 kHz to 80 MHz
.35
.55
ps
CLKOUT Peak-Peak Jitter Generation
FEC[2:0] = 000
JGEN(PP)
12 kHz to 20 MHz
6.8
11.0
ps
50 kHz to 80 MHz
3.4
5.5
ps
Jitter Transfer Bandwidth (see Figure 6)
FBW
BW = 12,800 Hz
12800
Hz
Wander/Jitter Transfer Peaking
JP
< 12,800 Hz
0.05
.1
dB
Acquisition Time
TAQ
RSTN/CAL high to
CAL_ACTV low, with valid
clock input and VALTIME = 0
300
350
ms
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(VDD33 =3.3 V ±5%, TA =–20 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max Unit
Notes:
1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2. For reliable device operation, temperature gradients should be limited to 10 °C/min.
3. Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms
of nanoseconds per millisecond. The equivalent ps/
μs unit is used here since the maximum phase transient magnitude
for the Si5321 (tPT_MTIE) never reaches one nanosecond.
相关PDF资料
PDF描述
SI5321-H-BL IC CLOCK MULT SONET/SDH 63-PBGA
SI5322-B-GM IC PREC CLOCK MULTIPLIER 36QFN
SI5323-B-GM IC MULTIPLIER/ATTENUATOR 36QFN
SI5325A-C-GM IC UP-PROG CLK MULTIPLIER 36-QFN
SI5326A-C-GM IC ANY-RATE MULTI/ATTEN 36-QFN
相关代理商/技术参数
参数描述
SI5321-G-XC2 制造商:Silicon Laboratories Inc 功能描述:
Si5321-H-BL 功能描述:时钟发生器及支持产品 SONET/SDH Precisn Clock Multiplr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
Si5321-H-GL 功能描述:时钟发生器及支持产品 SONET/SDH Precisn Clock Multiplr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5321-H-ZL2 制造商:Silicon Laboratories Inc 功能描述:
Si5321-XLNX-DC 功能描述:子卡和OEM板 Silabs/Xilinx Ref Design RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit