参数资料
型号: SI5351B-A-GT
厂商: Silicon Laboratories Inc
文件页数: 14/72页
文件大小: 0K
描述: IC CLK GEN PLL BLANK CUST 10MSOP
标准包装: 50
系列: MultiSynth™
类型: *
PLL:
输入: 晶体
输出: CMOS
电路数: 1
比率 - 输入:输出: 1:8
差分 - 输入:输出: 无/无
频率 - 最大: 133MHz
除法器/乘法器: 是/无
电源电压: 2.25 V ~ 3.63 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 管件
Si5351A/B/C
Preliminary Rev. 0.95
21
6. Design Considerations
The Si5351 is a self-contained clock generator that requires very few external components. The following general
guidelines are recommended to ensure optimum performance. Refer to “AN554: Si5350/51 PCB Layout Guide” for
additional layout recommendations.
6.1. Power Supply Decoupling/Filtering
The Si5351 has built-in power supply filtering circuitry and extensive internal Low Drop Out (LDO) voltage
regulators to help minimize the number of external bypass components. All that is recommended is one 0.1 F
decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDOx
pins as possible without using vias.
6.2. Power Supply Sequencing
The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow
flexibility in output signal levels. If a minimum output-to-output skew is important, then all VDDOx must be applied
before VDD. Unused VDDOx pins should be tied to VDD.
6.3. External Crystal
The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB
traces should be kept away from other high-speed signal traces. See “AN551: Crystal Selection Guide” for more
details.
6.4. External Crystal Load Capacitors
The Si5351 provides the option of using internal and external crystal load capacitors. If internal load capacitance is
insufficient, capacitors of value < 2 pF may be used to increased equivalent load capacitance. If external load
capacitors are used, they should be placed as close to the XA/XB pads as possible. See AN554 for more details.
6.5. Unused Pins
Unused voltage control pin should be tied to GND.
Unused CLKIN pin should be tied to GND.
Unused XA/XB pins should be left floating. Refer to "5.6. Replacing a Crystal with a Clock" on page 20 when using
XA as a clock input pin.
Unused output pins (CLK0–CLK7) should be left floating.
Unused VDDOx pins should be tied to VDD.
相关PDF资料
PDF描述
X9C503SIT1 IC XDCP 100-TAP 50K EE 8-SOIC
IDT2308A-4DCG8 IC CLOCK MULT ZD STD DRV 16-SOIC
IDT2308A-3DCG8 IC CLOCK MULT ZD STD DRV 16-SOIC
IDT2308A-2HDCG8 IC CLOCK MULT ZD HI DRV 16-SOIC
IDT2308A-1DCG8 IC CLOCK MULT ZD STD DRV 16-SOIC
相关代理商/技术参数
参数描述
Si5351B-A-GU 功能描述:时钟发生器及支持产品 AnyRate 2 PLL 125MHz Clk w/VCXO&I2C 8out RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5351B-A-GUR 功能描述:时钟发生器及支持产品 Dual PLL 133MHz Clk VCXO and I2C 8 Outs RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
Si5351B-Axxxxx-GM 功能描述:时钟发生器及支持产品 Any-Rate, Dual PLL 133MHz Clock with VCXO and I2C, 8 outputs, 20-QFN (customized) RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
Si5351B-Axxxxx-GU 功能描述:时钟发生器及支持产品 Any-Rate, Dual PLL 133MHz Clock with VCXO and I2C, 8 outputs, 24-QSOP (customized) RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5351B-B01556-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Trays