- 您现在的位置：买卖IC网 > PDF目录98082 > SL28647CLCT (SILICON LABORATORIES) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC72 PDF资料下载
参数资料
| 型号： | SL28647CLCT |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC72 |
| 封装： | 10 X 10 MM, ROHS COMPLIANT, QFN-72 |
| 文件页数： | 6/27页 |
| 文件大小： | 269K |
| 代理商： | SL28647CLCT |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
SL28647
.....................Document #: 001-05103 Rev *B Page 14 of 27
CLK_REQ[1:9]# Deassertion (CLKREQ# -> HIGH)
The impact of deasserting the CLKREQ# pins is that all SRC
outputs that are set in the control registers to stoppable via
deassertion of CLKREQ# are to be stopped after their next
transition. The final state of all stopped SRC clocks is
Low/Low.
PD (Power-down) Clarification
The CK_PWRGD/PD# pin is a dual-function pin. During initial
power-up,
the
pin
functions
as
CK_PWRGD.
Once
CK_PWRGD has been sampled HIGH by the clock chip, the
pin
assumes
PD#
functionality.
The
PD#
pin
is
an
asynchronous active LOW input used to shut off all clocks
cleanly prior to shutting off power to the device. This signal is
synchronized internal to the device prior to powering down the
clock synthesizer. PD# is also an asynchronous input for
powering up the system. When PD# is asserted LOW, all
clocks need to be driven to a LOW value and held prior to
turning off the VCOs and the crystal oscillator.
PD (Power-down) Assertion
When PD# is sampled LOW by two consecutive rising edges
of CPUC, all single-ended outputs will be held LOW on their
next HIGH-to-LOW transition and differential clocks must be
held HIGH or tri-stated (depending on the state of the control
register drive mode bit) on the next diff clock# HIGH-to-LOW
transition within 4 clock periods. When the SMBus PD drive
mode bit corresponding to the differential (CPU, SRC, and
DOT) clock output of interest is programmed to ‘0’, the clock
outputs are held with “Diff clock” pin driven HIGH, and “Diff
clock#” tri-state. If the control register PD drive mode bit corre-
sponding to the output of interest is programmed to “1”, then
both the “Diff clock” and the “Diff clock#” are tri-state. Note that
Figure 4 shows CPUT = 133 MHz and PD drive mode = ‘1’ for
all differential outputs. This diagram and description is appli-
cable to valid CPU frequencies 100, 133, 166, and 200 MHz.
In the event that PD mode is desired as the initial power-on
state, PD must be asserted HIGH in less than 10
s after
asserting CK_PWRGD. It should be noted that 96_100_SSC
will follow the DOT waveform when selected for 96 MHz and
the SRC waveform when in 100-MHz mode.
PD Deassertion
The power-up latency is less than 1.8 ms. This is the time from
the deassertion of the PD pin or the ramping of the power
supply until the time that stable clocks are output from the
clock chip. All differential outputs stopped in a three-state
condition resulting from power down will be driven high in less
than 300
s of PD deassertion to a voltage greater than
200 mV. After the clock chip’s internal PLL is powered up and
locked, all outputs will be enabled within a few clock cycles of
each other. Figure 5 is an example showing the relationship of
clocks coming up. It should be noted that 96_100_SSC will
follow the DOT waveform when selected for 96 MHz and the
SRC waveform when in 100-MHz mode.
Figure 3. CLK_REQ#[1:9] Deassertion/Assertion Waveform
Figure 4. Power-down Assertion Timing Waveform
PD#
USB, 48MHz
DOT96T
DOT96C
SRCT 100MHz
SRCC 100MHz
CPUT, 133MHz
PCI, 33 MHz
REF
CPUC, 133MHz
相关PDF资料 |
PDF描述 |
|---|---|
| SL28779CLCT | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC32 |
| SL28PCIE26ALIT | OTHER CLOCK GENERATOR, QCC32 |
| SL28PCIE26ALI | OTHER CLOCK GENERATOR, QCC32 |
| SL28PCIE26ALC | OTHER CLOCK GENERATOR, QCC32 |
| SL28SRC01BZC | OTHER CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SL28748ELC | 功能描述:时钟发生器及支持产品 Calpella IronLake Jasper Forest IbexPk RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28748ELCT | 功能描述:时钟发生器及支持产品 Calpella IronLake Jasper Forest IbexPk RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28748ELCTR | 制造商:Silicon Laboratories Inc 功能描述: |
| SL28748ELI | 功能描述:时钟发生器及支持产品 Calpella IronLake Jasper Forest IbexPk RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SL28748ELIT | 功能描述:时钟发生器及支持产品 Calpella IronLake Jasper Forest IbexPk RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。