- 您现在的位置：买卖IC网 > PDF目录98083 > SM320C6701GLPS14 (TEXAS INSTRUMENTS INC) 32-BIT, 140 MHz, OTHER DSP, CBGA429 PDF资料下载
参数资料
| 型号： | SM320C6701GLPS14 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 140 MHz, OTHER DSP, CBGA429 |
| 封装： | CERAMIC, BGA-429 |
| 文件页数： | 32/62页 |
| 文件大小： | 873K |
| 代理商： | SM320C6701GLPS14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
SMJ320C6701
FLOATINGPOINT DIGITAL SIGNAL PROCESSOR
SGUS030A – APRIL 2000 – REVISED APRIL 2001
38
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
SYNCHRONOUS DRAM TIMING
timing requirements for synchronous DRAM cycles (see Figure 18)
NO
’C6701-14
’C6701-16
UNIT
NO.
MIN
MAX
MIN
MAX
UNIT
7
tsu(EDV-SDCLKH)
Setup time, read EDx valid before SDCLK high
1.8
2
ns
8
th(SDCLKH-EDV)
Hold time, read EDx valid after SDCLK high
3
ns
switching characteristics for synchronous DRAM cycles (see Figure 18–Figure 23)
NO
PARAMETER
’C6701-14
’C6701-16
UNIT
NO.
PARAMETER
MIN
MAX
MIN
MAX
UNIT
1
tosu(CEV-SDCLKH)
Output setup time, CEx valid before SDCLK high
1.5P – 5
1.5P – 4
ns
2
toh(SDCLKH-CEV)
Output hold time, CEx valid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
3
tosu(BEV-SDCLKH)
Output setup time, BEx valid before SDCLK high
1.5P – 5
1.5P – 4
ns
4
toh(SDCLKH-BEIV)
Output hold time, BEx invalid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
5
tosu(EAV-SDCLKH)
Output setup time, EAx valid before SDCLK high
1.5P – 5
1.5P – 4
ns
6
toh(SDCLKH-EAIV)
Output hold time, EAx invalid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
9
tosu(SDCAS-SDCLKH)
Output setup time, SDCAS valid before SDCLK
high
1.5P – 5
1.5P – 4
ns
10
toh(SDCLKH-SDCAS)
Output hold time, SDCAS valid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
11
tosu(EDV-SDCLKH)
Output setup time, EDx valid before SDCLK high
1.5P – 5
1.5P – 4
ns
12
toh(SDCLKH-EDIV)
Output hold time, EDx invalid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
13
tosu(SDWE-SDCLKH)
Output setup time, SDWE valid before SDCLK
high
1.5P – 5
1.5P – 4
ns
14
toh(SDCLKH-SDWE)
Output hold time, SDWE valid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
15
tosu(SDA10V-SDCLKH)
Output setup time, SDA10 valid before SDCLK
high
1.5P – 5
1.5P – 4
ns
16
toh(SDCLKH-SDA10IV)
Output hold time, SDA10 invalid after SDCLK
high
0.5P – 1.9
0.5P – 1.5
ns
17
tosu(SDRAS-SDCLKH)
Output setup time, SDRAS valid before SDCLK
high
1.5P – 5
1.5P – 4
ns
18
toh(SDCLKH-SDRAS)
Output hold time, SDRAS valid after SDCLK high
0.5P – 1.9
0.5P – 1.5
ns
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter.
When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
For CLKMODE x1:
1.5P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.
0.5P = PL, where PL = pulse duration of CLKIN low.
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C80GFM40 | 64-BIT, 80 MHz, OTHER DSP, CPGA305 |
| SM320F2812HFGM | 16-BIT, 150 MHz, OTHER DSP, CQFP172 |
| SM320MCM41DHFHM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP352 |
| SM320MCM42CHFNM40 | 32-BIT, 40 MHz, OTHER DSP, CQFP408 |
| SM320VC33HFGM150 | 32-BIT, 75 MHz, OTHER DSP, CQFP164 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM320C6701GLPS16 | 制造商:Texas Instruments 功能描述:DSP,1000 MFLOPS,167MHZ,-40C/+90C,C-BGA - Trays |
| SM320C6701GLPW14 | 制造商:Texas Instruments 功能描述:DSP Floating-Point 32-Bit 140MHz 1120MIPS 429-Pin CFCBGA Tray 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:TISSM320C6701GLPW14 FLOATING POINT DSP |
| SM320C6701S14 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701S16 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701W14 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
发布紧急采购，3分钟左右您将得到回复。