- 您现在的位置：买卖IC网 > PDF目录372149 > SM320C6701W14 (Texas Instruments, Inc.) FLOATING-POINT DIGITAL SIGNAL PROCESSOR PDF资料下载
参数资料
| 型号： | SM320C6701W14 |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 浮点数字信号处理器 |
| 文件页数： | 46/64页 |
| 文件大小： | 939K |
| 代理商： | SM320C6701W14 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
SGUS030B
–
APRIL 2000
–
REVISED MAY 2001
46
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
HOST-PORT INTERFACE TIMING
timing requirements for host-port interface cycles
(see Figure 27, Figure 28, Figure 29, and
Figure 30)
NO.
’
C6701-14
’
C6701-16
UNIT
MIN
MAX
1
tsu(SEL-HSTBL)
th(HSTBL-SEL)
tw(HSTBL)
tw(HSTBH)
tsu(SEL-HASL)
th(HASL-SEL)
tsu(HDV-HSTBH)
th(HSTBH-HDV)
Setup time, select signals
§
valid before HSTROBE low
Hold time, select signals
§
valid after HSTROBE low
4
ns
2
2
ns
3
Pulse duration, HSTROBE low
*2P
ns
4
Pulse duration, HSTROBE high between consecutive accesses
Setup time, select signals
§
valid before HAS low
Hold time, select signals
§
valid after HAS low
*2P
ns
10
4
ns
11
2
ns
12
Setup time, host data valid before HSTROBE high
3
ns
13
Hold time, host data valid after HSTROBE high
2
ns
14
th(HRDYL-HSTBL)
Hold time, HSTROBE low after HRDY low. HSTROBE should not be
inactivated until HRDY is active (low); otherwise, HPI writes will not
complete properly.
*1
ns
18
tsu(HASL-HSTBL)
th(HSTBL-HASL)
Setup time, HAS low before HSTROBE low
*2
ns
19
Hold time, HAS low after HSTROBE low
*2
ns
*This parameter is not tested.
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency
in ns. For example, when running parts at 167 MHz, use P = 6 ns.
§
Select signals include: HCNTRL[1:0], HR/W, and HHWIL.
switching characteristics during host-port interface cycles
(see Figure 27, Figure 28, Figure 29,
and Figure 30)
NO.
PARAMETER
’
C6701-14
’
C6701-16
UNIT
MIN
MAX
5
td(HCS-HRDY)
td(HSTBL-HRDYH)
toh(HSTBL-HDLZ)
td(HDV-HRDYL)
toh(HSTBH-HDV)
td(HSTBH-HDHZ)
td(HSTBL-HDV)
td(HSTBH-HRDYH)
*This parameter is not tested.
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency
in ns. For example, when running parts at 167 MHz, use P = 6 ns.
HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy
completing a previous HPID write or READ with autoincrement.
#This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the
request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.
||This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write
or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.
Delay time, HCS to HRDY
Delay time, HSTROBE low to HRDY high#
1
12
ns
6
1
12
ns
7
Output hold time, HD low impedance after HSTROBE low for an HPI read
*4
ns
8
Delay time, HD valid to HRDY low
*P
–
3
*P + 3
ns
9
Output hold time, HD valid after HSTROBE high
3
12
ns
15
Delay time, HSTROBE high to HD high impedance
*3
*12
ns
16
Delay time, HSTROBE low to HD valid
Delay time, HSTROBE high to HRDY high||
3
12
ns
17
1
12
ns
相关PDF资料 |
PDF描述 |
|---|---|
| SM320C6701W16 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6201BS14 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6201BS16 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6201BW14 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6201BW16 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SM320C6701W16 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SM320C6701ZMBW14 | 功能描述:数字信号处理器和控制器 - DSP, DSC Floating Point Dig Signal Proc Military RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| SM320C6711B-EP | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGTAL SIGNAL PROCESSORS |
| SM320C6711C-EP | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGTAL SIGNAL PROCESSORS |
| SM320C6711D-EP | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGTAL SIGNAL PROCESSORS |
发布紧急采购，3分钟左右您将得到回复。