- 您现在的位置：买卖IC网 > PDF目录372149 > SMJ320C6201BW16 (Texas Instruments, Inc.) FLOATING-POINT DIGITAL SIGNAL PROCESSOR PDF资料下载
参数资料
| 型号： | SMJ320C6201BW16 |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| 中文描述： | 浮点数字信号处理器 |
| 文件页数： | 50/64页 |
| 文件大小： | 939K |
| 代理商： | SMJ320C6201BW16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
SGUS030B
–
APRIL 2000
–
REVISED MAY 2001
50
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
switching characteristics for McBSP
§
(see Figure 31)
NO.
PARAMETER
’
C6701-14
’
C6701-16
UNIT
MIN
MAX
1
td(CKSH-CKRXH)
Delay time, CLKS high to CLKR/X high for internal
CLKR/X generated from CLKS input
3
15
ns
2
tc(CKRX)
tw(CKRX)
td(CKRH-FRV)
Cycle time, CLKR/X
CLKR/X int
2P
ns
3
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X int
C
–
1
C + 1
ns
4
Delay time, CLKR high to internal FSR valid
CLKR int
–
4
4
ns
9
td(CKXH-FXV)
Dela time CLKX high to internal FSX alid
Delay time, CLKX high to internal FSX valid
CLKX int
–
4
5
ns
CLKX ext
*3
*16
12
tdis(CKXH-DXHZ)
Disable time, DX high impedance following last data bit from
Disable time, DX high im edance following last data bit from
CLKX high
CLKX int
*
–
3
*2
ns
CLKX ext
*2
*9
13
td(CKXH-DXV)
Delay time CLKX high to DX valid
Delay time, CLKX high to DX valid.
CLKX int
–
2
4
ns
CLKX ext
3
16
14
td(FXH-DXV)
Delay time, FSX high to DX valid.
ONLY applies when in data delay 0 (XDATDLY = 00b) mode.
FSX int
FSX ext
*
–
2
*2
*4
ns
*10
CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing references
of that signal are also inverted.
Minimum delay times also represent minimum output hold times.
§
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
C =
H or L
S =
sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
=
sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
*This parameter is not tested.
相关PDF资料 |
PDF描述 |
|---|---|
| SMJ320C6203S14 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6203S16 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6203W14 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6203W16 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6701S14 | FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SMJ320C6203 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PORCESSOR |
| SMJ320C6203_08 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PORCESSOR |
| SMJ320C6203GLPM20 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED POINT SIGNAL PROCESSOR |
| SMJ320C6203S14 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
| SMJ320C6203S16 | 制造商:TI 制造商全称:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR |
发布紧急采购，3分钟左右您将得到回复。