- 您现在的位置：买卖IC网 > PDF目录297419 > SN74GTLPH1645GQLR (Texas Instruments, Inc.) 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER PDF资料下载
参数资料
| 型号： | SN74GTLPH1645GQLR |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 总线收发器 |
| 英文描述： | 16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER |
| 中文描述： | 16位LVTTL至GTLP可调的EDGE速率总线收发器 |
| 文件页数： | 15/17页 |
| 文件大小： | 259K |
| 代理商： | SN74GTLPH1645GQLR |
www.ti.com
Recommended Operating Conditions
(1) (2) (3) (4)
SN74GTLPH1645
16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SCES290D – OCTOBER 1999 – REVISED JUNE 2005
MIN
NOM
MAX
UNIT
VCC,
Supply voltage
3.15
3.3
3.45
V
BIAS VCC
GTL
1.14
1.2
1.26
VTT
Termination voltage
V
GTLP
1.35
1.5
1.65
GTL
0.74
0.8
0.87
VREF
Reference voltage
V
GTLP
0.87
1
1.1
B port
VTT
VI
Input voltage
V
Except B port
VCC
5.5
B port
VREF + 0.05
VIH
High-level input voltage
ERC
VCC – 0.6
VCC
5.5
V
Except B port and ERC
2
B port
VREF – 0.05
VIL
Low-level input voltage
ERC
GND
0.6
V
Except B port and ERC
0.8
IIK
Input clamp current
–18
mA
IOH
High-level output current
A port
–24
mA
A port
24
IOL
Low-level output current
mA
B port
100
t/v
Input transition rise or fall rate
Outputs enabled
10
ns/V
t/V
CC
Power-up ramp rate
20
s/V
TA
Operating free-air temperature
–40
85
°C
(1)
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(2)
Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS VCC = 3.3 V first, I/O second, and VCC = 3.3 V
last, because the BIAS VCC precharge circuitry is disabled when any VCC pin is connected. The control and VREF inputs can be
connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is
acceptable but, generally, GND is connected first.
(3)
VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.
(4)
VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is
activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current
drain.
7
相关PDF资料 |
PDF描述 |
|---|---|
| SN74HC00ADBR | HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDSO14 |
| SN74LS174DR2 | LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| SN74LS595NE4 | 8-BIT SHIFT REGISTERS WITH OUTPUT LATCHES |
| SN74LVC126AQDRQ1 | LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| SN74LVC16T245GQLR | 16 BIT DUAL SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74GTLPH1645ZQLR | 功能描述:转换 - 电压电平 16B LVTTL GTLP Adj Edge Rate RoHS:否 制造商:Micrel 类型:CML/LVDS/LVPECL to LVCMOS/LVTTL 传播延迟时间:1.9 ns 电源电流:14 mA 电源电压-最大:3.6 V 电源电压-最小:3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MLF-8 |
| SN74GTLPH1655DGG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| SN74GTLPH1655DGGR | 功能描述:转换 - 电压电平 Triple 2-Ch Analog Mltplxr/Demltplxr RoHS:否 制造商:Micrel 类型:CML/LVDS/LVPECL to LVCMOS/LVTTL 传播延迟时间:1.9 ns 电源电流:14 mA 电源电压-最大:3.6 V 电源电压-最小:3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MLF-8 |
| SN74GTLPH16612DL | 功能描述:转换 - 电压电平 18B LVTTL To GTLP Uni Bus Transceiver RoHS:否 制造商:Micrel 类型:CML/LVDS/LVPECL to LVCMOS/LVTTL 传播延迟时间:1.9 ns 电源电流:14 mA 电源电压-最大:3.6 V 电源电压-最小:3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MLF-8 |
| SN74GTLPH16612DLR | 功能描述:转换 - 电压电平 18B LVTTL To GTLP Uni Bus Transceiver RoHS:否 制造商:Micrel 类型:CML/LVDS/LVPECL to LVCMOS/LVTTL 传播延迟时间:1.9 ns 电源电流:14 mA 电源电压-最大:3.6 V 电源电压-最小:3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MLF-8 |
发布紧急采购，3分钟左右您将得到回复。