- 您现在的位置：买卖IC网 > PDF目录97084 > SN74LS73AN (MOTOROLA INC) LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 PDF资料下载
参数资料
| 型号： | SN74LS73AN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 锁存器 |
| 英文描述： | LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封装： | 646-06 |
| 文件页数： | 1/3页 |
| 文件大小： | 53K |
| 代理商： | SN74LS73AN |
5-1
FAST AND LS TTL DATA
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These
dual flip-flops are designed so that when the clock goes HIGH, the inputs are
enabled and data will be accepted. The logic level of the J and K inputs may
be allowed to change when the clock pulse is HIGH and the bistable will per-
form according to the truth table as long as minimum set-up times are ob-
served. Input data is transferred to the outputs on the negative-going edge of
the clock pulse.
LOGIC DIAGRAM (Each Flip-Flop)
Q
K
13 (8)
3 (10)
Q
12 (9)
CLEAR
2 (6)
J
14 (7)
1 (15)
CLOCK (CP)
MODE SELECT — TRUTH TABLE
OPERATING MODE
INPUTS
OUTPUTS
OPERATING MODE
CD
J
K
Q
Reset (Clear)
Toggle
Load “0” (Reset)
Load “1” (Set)
Hold
L
H
X
h
l
h
l
X
h
l
L
q
L
H
q
H
q
H
L
q
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
l, h (q) = prior to the HIGH to LOW clock transition.
SN54/74LS73A
DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
J SUFFIX
CERAMIC
CASE 632-08
N SUFFIX
PLASTIC
CASE 646-06
14
1
14
1
ORDERING INFORMATION
SN54LSXXJ
Ceramic
SN74LSXXN
Plastic
SN74LSXXD
SOIC
14
1
D SUFFIX
SOIC
CASE 751A-02
LOGIC SYMBOL
14
1
3
12
13
JQ
CP
KQ
CD
2
VCC = PIN 4
GND = PIN 11
7
5
10
9
8
JQ
CP
KQ
CD
6
相关PDF资料 |
PDF描述 |
|---|---|
| SN74LS74ADR2 | LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| SN74LS74N | LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, INVERTED OUTPUT, PDIP14 |
| SN74LS75JDS | LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16 |
| SN74LS77JD | LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, CDIP14 |
| SN74LS75JS | LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SN74LS73AN | 制造商:Texas Instruments 功能描述:Logic - J-K Flip-Flop IC |
| SN74LS73ANE4 | 功能描述:触发器 Dual J-K Flip-Flops with Clear RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LS74AD | 功能描述:触发器 Dual Pos Edge Trig RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| SN74LS74AD | 制造商:Texas Instruments 功能描述:IC D-TYPE FLIP FLOP DUAL |
| SN74LS74ADBR | 功能描述:触发器 Dual Pos-Edge-Trig D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。