- 您现在的位置：买卖IC网 > PDF目录98027 > SPC5121YVY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF资料下载
参数资料
| 型号： | SPC5121YVY400BR |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封装： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件页数： | 61/86页 |
| 文件大小： | 719K |
| 代理商： | SPC5121YVY400BR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
MPC5121E/MPC5123 Data Sheet, Rev. 3
Electrical and Thermal Characteristics
Freescale Semiconductor
64
3.3.16
SPDIF
The Sony/Philips Digital Interface (SPDIF) timing is totally asynchronous, therefore there is no need for relationship with the
clock.
3.3.17
CAN
The CAN functions are available as TX and CAN3/4_RX pins at normal IO pads and as CAN1/2 RX pins at the VBAT_RTC
domain. There is no filter for the WakeUp dominant pulse. Any High-to-Low edge can cause WakeUp, if configured.
3.3.18
I2C
This section specifies the timing parameters of the Inter-Integrated Circuit (I2C) interface. Refere to the I2C-Bus Specification.
Table 39. I2C Input Timing Specifications – SCL and SDA
Sym
Description
Min
Max
Units
SpecID
1
Start condition hold time
2
—
IP-Bus Cycle1
1 Inter Peripheral Clock is defined in the MPC5121e/MPC5123 Reference Manual.
A18.1
2
Clock low time
8
—
IP-Bus Cycle1
A18.2
4
Data hold time
0.0
—
ns
A18.3
6
Clock high time
4
—
IP-Bus Cycle1
A18.4
7
Data setup time
0.0
—
ns
A18.5
8
Start condition setup time (for repeated start condition
only)
2
—
IP-Bus Cycle1
A18.6
9
Stop condition setup time
2
—
IP-Bus Cycle1
A18.7
Table 40. I2C Output Timing Specifications – SCL and SDA
Sym
Description
Min
Max
Units
SpecID
11
1 Programming IFDR with the maximum frequency results in the minimum output timings listed. The I2C interface is
designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is
affected by the prescale and division values programmed in IFDR.
Start condition hold time
6
—
IP-Bus Cycle2
2 Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time SCL
or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values
A18.8
21
Clock low time
10
—
IP-Bus Cycle2
A18.9
33
SCL/SDA rise time
—
7.9
ns
A18.10
Data hold time
7
—
IP-Bus Cycle2
A18.11
SCL/SDA fall time
—
7.9
ns
A18.12
Clock high time
10
—
IP-Bus Cycle2
A18.13
Data setup time
2
—
IP-Bus Cycle2
A18.14
Start condition setup time (for repeated start condition
only)
20
—
IP-Bus Cycle2
A18.15
Stop condition setup time
10
—
IP-Bus Cycle2
A18.16
相关PDF资料 |
PDF描述 |
|---|---|
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450PER2 | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPC5123YVY300B | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY300BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY400B | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5123YVY400BR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5125 | 制造商:ELECTROMAGNETIC CORPORATI 功能描述:_ |
发布紧急采购，3分钟左右您将得到回复。