参数资料
型号: SPT7883SIR
厂商: FAIRCHILD SEMICONDUCTOR CORP
元件分类: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封装: SSOP-28
文件页数: 5/8页
文件大小: 230K
代理商: SPT7883SIR
SPT7883
DATA SHEET
Rev. 1a March 2003
5
Rev. 1a March 2003
5
References
The SPT7883 can use either an internal or external voltage
reference. When the digital input EXTREF is high, the
external reference is used. When EXTREF is low, the internal
reference is used.
Internal Reference
The internal references are set at +0.75V and +1.75V. When
the internal reference is used, the full-scale range of the analog
input is set at ±1.0V differential. Do not connect external
references when the internal reference is used. Internal
references are valid when the clock signal is present.
External Reference
When external references are used, the voltages applied to the
VREF
P and VREFN pins determine the input voltage range,
which is equal to ± (VREF
P – VREFN).
Externally generated
reference voltages must be connected to these pins and should
be symmetric about the common mode voltage (1.25V).
Analog Input
The SPT7883 has a differential input that should have a common
mode voltage of 1.25V. The input voltage range is determined
by the reference voltages, which may be generated internally
or applied externally.
The input of the SPT7883 can be configured in various ways
depending on whether a single-ended or differential, AC- or
DC-coupled input is desired.
AC-coupled input is most conveniently implemented using a
transformer with a center-tapped secondary winding. The
center tap is connected to the CM node, as shown in Figure 1.
In order to obtain low distortion, it is important that the
selected transformer does not exhibit core saturation at full
scale. Excellent results are obtained with the Mini-Circuits
T1-6T or T4-6T. Proper termination of the input is important
for input signal purity. A 50
resistor in series with each
input and a small capacitor (typ 27pF) across the inputs will
attenuate kickback noise from the sample-and-hold.
If a DC-coupled single-ended input is wanted, a solution based
on operational amplifiers is usually preferred. The AD8138 is
an easy-to-use, single-ended-to-differential converter. Its data
sheet claims –87 dBc @ 20MHz. Lower-cost operational
amplifiers may be used if the demands are less strict.
The analog inputs (pins 23 and 24) are sensitive to ESD, and
proper precautions are required.
Clock
In order to preserve accuracy at high input frequency, it is
important that the clock have low jitter and fast rise and fall
times. Rise/fall times should be less than 2ns whenever possible.
Overshoot should be minimized. Low jitter is especially
important when converting high-frequency input signals.
Jitter causes the noise floor to rise proportionally to input sig-
nal frequency. The analog input is sampled at the falling
edge of the clock.
+A2.5
100pF
.1
+
OE
BIAS1
BIAS0
INP
INN
VDD
CM
EXTREF
REFP
REFN
CLK
D9
D7
D6
D5
OVDD
GND
D4
D3
D2
D1
D8
D0
SPT7883
50 (T1-6T) or
200 (T4-6T)
+A2.5
+
0.01
0.1
0.001
0.01
+
0.1
+
OE
Mini-Circuits
T1-6T or T4-6T
T1
AIN
+
10
.1
4.7
CLK
Logic
Interface
Cir
cuit
+A2.5
4.7
+A2.5
50
10
50
FB1
(Ferrite Bead)
AGND
DGND
Buffer
+D5
OVDD
GND
VDD
GND
EXTREF
50
27 pF
Figure 1. Typical Interface Circuit Diagram
相关PDF资料
PDF描述
SPT7920SCJ 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32
SPT7920SCJ 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32
SPT7920SCQ 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQFP44
SPT7921SCQ 1-CH 12-BIT FLASH/SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CQFP44
SPT7930SCS 1-CH 12-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS
相关代理商/技术参数
参数描述
SPT7910 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 10 MSPS, ECL, A/D CONVERTER
SPT7910SCJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 10 MSPS, ECL, A/D CONVERTER
SPT7910SCU 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 10 MSPS, ECL, A/D CONVERTER
SPT7920 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 10 MSPS, TTL, A/D CONVERTER
SPT7920SCJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:12-BIT, 10 MSPS, TTL, A/D CONVERTER