- 您现在的位置：买卖IC网 > PDF目录382545 > SPT8100 (Fairchild Semiconductor Corporation) 16-BIT, 5 MSPS CMOS A/D CONVERTER PDF资料下载
参数资料
| 型号： | SPT8100 |
| 厂商： | Fairchild Semiconductor Corporation |
| 英文描述： | 16-BIT, 5 MSPS CMOS A/D CONVERTER |
| 中文描述： | 16位，5 MSPS的的CMOS A / D转换 |
| 文件页数： | 5/10页 |
| 文件大小： | 91K |
| 代理商： | SPT8100 |
5
1/9/02
SPT8100
initialization phase until RDY is deasserted. Note that,
although typically the device is initialized when power is
first applied, the initialization is only started when the
RS
is
asserted; there is no
“
power-on-reset
”
circuitry on chip.
RS
may be held low for an indefinite period of time. While
RS
is
low, RDY will remain high. After
RS
is returned to high, RDY
will go low for the duration of the calibration.
PROGRAMMABLE GAIN AMPLIFIER
The programmable gain amplifier (PGA) precedes the
ADC inputs. The differential inputs, which are resistive, are
at pins V
IN
+ and V
IN
–
.The maximum input range is 5 V
peak-to-peak differential (2.5 V single-ended). To achieve
maximum overall system noise performance, the source
driving these inputs needs to be as low-noise and as low-
jitter as possible, while maintaining the required distortion
performance. In addition, the driving source must be low
impedance to maintain the accuracy of the PGA gain.
The internal 0 dB analog signal level and ADC full-scale
output level is 5 V peak-to-peak differential (2.5 V single-
ended). The PGA may be used to provide gain for an input
less than 5 V peak-to-peak differential.
The gain of the PGA can be programmed using a three-bit
control, available at pins GS0 to GS2. See table I. Note that
the input resistance is a function of the gain setting.
Table I
–
PGA Gain Control
PGA
Gain Resistance
(dB)
0
2.9
5.8
11.8
14.8
17.5
19.5
X
Input
V/V
Gain
3 dB
BW
GS2 GS1 GS0
LSB
RMS
(k
)
5.57
4.65
3.97
2.23
1.66
1.25
1.00
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
1
12
10
8
7
6
5.5
5
1.4
1.5
1.6
2.0
2.3
2.6
2.8
1.40
1.95
3.9
5.5
7.5
9.5
Forbidden
TYPICAL INTERFACE CIRCUIT
ANALOG INPUT DRIVER
The differential analog inputs (V
IN
+, V
IN
–
) have a resistive
input impedance of 1 k
minimum. For best performance,
the input source should be a differential input, as shown in
figure 2, typical interface circuit. The SPT8100 provides its
own common-mode voltage on the pin marked V
CM
. Out-
put drive capability of V
CM
is a maximum of 47 μA (50 k
to
ground).
The SPT8100 application note (AN8100) shows an ex-
ample of two modes of driving the SPT8100. One mode is
through a transformer and the other is through a single-to-
differential converter. In all cases, both inputs V
IN
+ and
V
IN
–
must be kept within the input common-mode range
(1.15 V to 3.65 V).
BIAS
C
CONNECTION
An external capacitor, C
EXT
on the BIAS
C
pin, is used only
for noise filtering of an internal voltage associated with the
references. Its value is not critical: 1 μF in parallel with
0.01 μF is recommended.
BIAS
R
CONNECTION
As shown in the typical interface circuit, R
EXT
is needed to
connect between BIAS
R
to ground. This resistor ranges
from 800
to 2.5 k
. The proper selection of R
EXT
is a
function of the sample rate and input frequency. Nominally,
at 5 MSPS, R
EXT
=1.43 k
is recommended. If linearity for
large signal levels at an analog bandwidth of 2 MHz is criti-
cal, the value should be decreased to R
EXT
=1.24 k
; and
for even higher-frequency analog inputs, R
EXT
=1.0 k
can
be used. At lower sample rates (for example 2 MSPS),
and lower analog input frequencies, the value may be in-
creased to R
EXT
=2 k
. (Refer to the typical interface circuit
table in figure 2b.)
POWER SUPPLIES AND GROUNDING
The SPT8100 requires three power supplies: analog AV
DD
,
digital DV
DD
and output supply OV
DD
. This device works
best if all three supplies are coming from the analog supply
side of the system as shown in the typical interface circuit
(figure 2a).
Note, in figure 2a, that the supplies to the logic interface
circuit and the OV
DD
are separate from each other. In a
case where the +A3.3/5 V supply is not available, try to
implement the design as close as possible to that shown
in figure 2b. Place the ferrite bead (FB1) as close to the
device as possible. To avoid latch-up, the delta between
all three grounds must stay with 100 mV; this includes
transients. (Refer to the absolute maximum ratings
specifications.)
相关PDF资料 |
PDF描述 |
|---|---|
| SPT9689AIC | DUAL ULTRAFAST VOLTAGE COMPARATOR |
| SPT9689 | DUAL ULTRAFAST VOLTAGE COMPARATOR |
| SPT9689ACU | DUAL ULTRAFAST VOLTAGE COMPARATOR |
| SPT9689AIP | DUAL ULTRAFAST VOLTAGE COMPARATOR |
| SPT9689BCU | DUAL ULTRAFAST VOLTAGE COMPARATOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPT8100SIT | 功能描述:模数转换器 - ADC 16-Bit 5 MSPS CMOS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| SPT8100SIT_Q | 功能描述:模数转换器 - ADC 16-Bit 5 MSPS CMOS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| SPT8102PDK | 功能描述:开发板和工具包 - 其他处理器 8102 PDK KIT RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| SPT8102PFC | 功能描述:子卡和OEM板 MSC8102 FARM CARD FOR PD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| SPT8122PFCPLUS | 功能描述:子卡和OEM板 MSC8122 PFC STYLE CARD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。