- 您现在的位置：买卖IC网 > PDF目录3762 > ST16C452CJ68TR-F (Exar Corporation)IC UART W/PAR PORT DUAL 68PLCC PDF资料下载
参数资料
| 型号： | ST16C452CJ68TR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 7/30页 |
| 文件大小： | 0K |
| 描述： | IC UART W/PAR PORT DUAL 68PLCC |
| 标准包装： | 250 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 1 字节 |
| 规程： | 打印机 |
| 电源电压： | 2.97 V ~ 5.5 V |
| 带并行端口： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
15
ST16C452/452PS
Rev. 3.20
IER BIT-3:
Logic 0 = Disable the modem status register interrupt.
(normal default condition)
Logic 1 = Enable the modem status register interrupt.
IER BIT 4-7:
Not Used - initialized to a logic 0.
Interrupt Status Register (ISR)
The 452/452PS provides four levels of prioritized
interrupts to minimize external software interaction.
The Interrupt Status Register (ISR) provides the user
with four interrupt status bits. Performing a read cycle
on the ISR will provide the user with the highest
pending interrupt level to be serviced. No other inter-
rupts are acknowledged until the pending interrupt is
serviced. Whenever the interrupt status register is
read, the interrupt status is cleared. However it should
be noted that only the current pending interrupt is
cleared by the read. A lower level interrupt may be
seen after rereading the interrupt status bits. The
Interrupt Source Table 8 (below) shows the data
values (bits 0-3) for the four prioritized interrupt levels
and the interrupt sources associated with each of
these interrupt levels:
Interrupt Enable Register (IER)
The Interrupt Enable Register (IER) masks the inter-
rupts from receiver ready, transmitter empty, line
status and modem status registers. These interrupts
would normally be seen on the INT A,B output pins.
IER BIT-0:
This interrupt will be issued when the RHR is full or is
cleared when the RHR is empty.
Logic 0 = Disable the receiver ready interrupt. (normal
default condition)
Logic 1 = Enable the receiver ready interrupt.
IER BIT-1:
This interrupt will be issued whenever the THR is
empty and is associated with bit-1 in the LSR register.
Logic 0 = Disable the transmitter empty interrupt.
(normal default condition)
Logic 1 = Enable the transmitter empty interrupt.
IER BIT-2:
This interrupt will be issued whenever a fully as-
sembled receive character is transferred from the
RSR to the RHR, i.e., data ready, LSR bit-0.
Logic 0 = Disable the receiver line status interrupt.
(normal default condition)
Logic 1 = Enable the receiver line status interrupt.
Table 8, INTERRUPT SOURCE TABLE
Priority
[ISR BITS]
Level
Bit-3 Bit-2 Bit-1 Bit-0
Source of the interrupt
1
0110
LSR (Receiver Line Status Register)
2
0100
RXRDY (Received Data Ready)
3
0010
TXRDY (Transmitter Holding Register Empty)
4
0000
MSR (Modem Status Register)
相关PDF资料 |
PDF描述 |
|---|---|
| ST16C552CJ68TR-F | IC UART FIFO 16B DUAL 68PLCC |
| XR68C681CJTR-F | IC UART CMOS DUAL 44PLCC |
| ST16C2550CJ44TR-F | IC UART FIFO 16B DUAL 44PLCC |
| XR16V2750IMTR-F | IC UART FIFO 64B DUAL 48TQFP |
| XR88C681CJTR-F | IC UART CMOS DUAL 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST16C452IJ68 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| ST16C452IJ68-F | 功能描述:UART 接口集成电路 DUAL UART W/PARALEL PRINTER PORT RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| ST16C452IJ68PS | 制造商:EXAR 制造商全称:EXAR 功能描述:DUAL UART WITH PARALLEL PRINTER PORT |
| ST16C452IJ68PS-F | 功能描述:UART 接口集成电路 DUAL UART W/PARALEL PRINTER PORT RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| ST16C452IJ68TR-F | 制造商:Exar Corporation 功能描述:UART 2-CH 3.3V/5V 68-Pin PLCC T/R 制造商:Exar Corporation 功能描述:ST16C452IJ68TR-F |
发布紧急采购，3分钟左右您将得到回复。