- 您现在的位置：买卖IC网 > PDF目录11834 > ST16C552AIJ68-F (Exar Corporation)IC UART FIFO 16B DUAL 68PLCC PDF资料下载
参数资料
| 型号： | ST16C552AIJ68-F |
| 厂商： | Exar Corporation |
| 文件页数： | 13/39页 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 16B DUAL 68PLCC |
| 标准包装： | 19 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 16 字节 |
| 规程： | 打印机 |
| 电源电压： | 2.97 V ~ 5.5 V |
| 带并行端口： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 68-LCC（J 形引线） |
| 供应商设备封装： | 68-PLCC |
| 包装： | 管件 |
| 其它名称： | 1016-1566-5 1016-1566-5-ND 1016-1665 ST16C552AIJ68-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
20
ST16C552/552A
Rev. 3.40
FCR BIT 4-5:
Not Used - initialized to a logic 0.
FCR BIT 6-7: (logic 0 or cleared is the default condi-
tion, RX trigger level = 1)
These bits are used to set the trigger level for the
receive FIFO interrupt.
An interrupt is generated when the number of charac-
ters in the FIFO equals the programmed trigger level.
However the FIFO will continue to be loaded until it is
full.
BIT-7
BIT-6
RX FIFO trigger level
0
01
0
1
04
1
0
08
1
14
Interrupt Status Register (ISR)
The 552/552A provides four levels of prioritized inter-
rupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with
four interrupt status bits. Performing a read cycle on
the ISR will provide the user with the highest pending
interrupt level to be serviced. No other interrupts are
acknowledged until the pending interrupt is serviced.
Whenever the interrupt status register is read, the
interrupt status is cleared. However it should be noted
that only the current pending interrupt is cleared by the
read. A lower level interrupt may be seen after reread-
ing the interrupt status bits. The Interrupt Source
Table 8 (below) shows the data values (bits 0-3) for the
four prioritized interrupt levels and the interrupt
sources associated with each of these interrupt levels:
Table 8, INTERRUPT SOURCE TABLE
Priority
[ISR BITS]
Level
Bit-3 Bit-2 Bit-1 Bit-0
Source of the interrupt
1
0
1
0
LSR (Receiver Line Status Register)
2
0
1
0
RXRDY (Received Data Ready)
2
1
0
RXRDY (Receive Data time out)
3
0
1
0
TXRDY (Transmitter Holding Register Empty)
4
0
MSR (Modem Status Register)
相关PDF资料 |
PDF描述 |
|---|---|
| MS27474T10A98P | CONN RCPT 6POS JAM NUT W/PINS |
| XR88C192IV-F | IC UART FIFO DUAL 44LQFP |
| MS27484T8F35PA | CONN PLUG 6POS STRAIGHT W/PINS |
| ST16C2550IJ44-F | IC UART FIFO 16B DUAL 44PLCC |
| VI-JWJ-IW-F2 | CONVERTER MOD DC/DC 36V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST16C552CJ | 制造商:STARTECH 功能描述: |
| ST16C552CJ68 | 制造商:Rochester Electronics LLC 功能描述:DUAL PORT 16 BYTE FIFO AND PARALLEL PRINTR - Bulk 制造商:Exar Corporation 功能描述: |
| ST16C552CJ68-F | 功能描述:UART 接口集成电路 2.97V-5.5V 16B FIFO temp 0C to 70C; UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| ST16C552CJ68TR-F | 功能描述:UART 接口集成电路 DUAL UART W/16BYTE FIFO&PARALELPRNTPORT RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| ST16C552IJ68 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。